index
:
riscv-tools.git
bump-20180430
bump-debug
bump-spike
bump-tests-for-debug-priv
cs152-sp18-lab3
debug-fix-dontdeleteme
debug-user-niceness
debug_vcs_timeouts
faster_gdb_test
fesvr-dont-die
fesvr_dtm
master
merge
merge-priv-1.9
mmio-hack
more_timeout_fixes
mpsse_flush
new-abi
new_privileged_isa
newprogram
no_examine_target
openocd-enum
openocd-faster-sim
openocd-merge
openocd-no-progbuf
openocd_gdb_watchpoint
openocd_sba_option
priv-1.10
priv-1.9
privchange-dontdeleteme
project-template-compat
release
rvv
sim_remote_bitbang
test_rocket_chip_regression_build
tests-xlen
timsifive
tmp
usb_error
version_check
with_gdb
xlen_args
xml_registers
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
riscv-gcc
Age
Commit message (
Collapse
)
Author
Files
Lines
2014-02-10
Revert to old AUIPC definition
Andrew Waterman
1
-0
/
+0
2014-02-06
push gcc,spike,pk,tests
Yunsup Lee
1
-0
/
+0
2014-02-06
Add support for uarch-specific performance counters
Andrew Waterman
1
-0
/
+0
2014-02-04
Simplify syscall ABI
Andrew Waterman
1
-0
/
+0
Don't use a3 to return failure codes--just check (v0 < 0)
2014-02-03
Remove vsetprec and add vfmsv, vfmvv
Quan Nguyen
1
-0
/
+0
2014-01-31
Fix Darwin build
Andrew Waterman
1
-0
/
+0
2014-01-21
Generate CAUSE numbers from riscv-opcodes; add CSR test
Andrew Waterman
1
-0
/
+0
2014-01-20
Catch up to recent toolchain changes
Quan Nguyen
1
-0
/
+0
2013-11-29
Add vsetprec instruction prototype
Quan Nguyen
1
-0
/
+0
2013-11-26
Create confprec tool branch
Quan Nguyen
1
-0
/
+0
2013-10-17
push gcc,isa-sim,opcodes,tests
Yunsup Lee
1
-0
/
+0
2013-10-17
push gcc,isa-sim,opcodes,tests
Yunsup Lee
1
-0
/
+0
2013-10-10
push gcc,isa-sim,opcodes,pk,tests
Yunsup Lee
1
-0
/
+0
2013-09-21
New ISA encoding
Andrew Waterman
1
-0
/
+0
2013-07-08
Use more recent version of riscv-gcc (fixed issue with compiling under gcc 4.8)
Stephen Twigg
1
-0
/
+0
2013-06-10
Fix Darwin build again
Andrew Waterman
1
-0
/
+0
2013-04-29
use new gcc configure script; build isa tests
Andrew Waterman
1
-0
/
+0
2013-04-24
push riscv-gcc,riscv-isa-sim
Yunsup Lee
1
-0
/
+0
2013-04-19
push riscv-fesvr,riscv-gcc,riscv-isa-sim,riscv-opcodes,riscv-pk
Yunsup Lee
1
-0
/
+0
2013-03-19
push riscv-gcc,riscv-isa-sim,riscv-pk
Yunsup Lee
1
-0
/
+0
2013-02-13
add cache simulators to isa simulator
Andrew Waterman
1
-0
/
+0
2013-01-25
update to library-based fesvr; assume $RISCV env var
Andrew Waterman
1
-0
/
+0
2012-11-13
revamp vector support in compiler and isa simulator
Yunsup Lee
1
-0
/
+0
2012-09-04
update tohost/fromhost protocol; fix FP emulation
Andrew Waterman
1
-0
/
+0
2012-06-18
support rv32 binaries
Andrew Waterman
1
-0
/
+0
2012-06-06
compiler and isa sim bug fixes
Andrew Waterman
1
-0
/
+0
2012-05-16
this release now works on the newest Akaros
Andrew Waterman
1
-0
/
+0
2012-03-24
new supervisor mode
Andrew Waterman
1
-0
/
+0
2012-03-18
fix merge failure
Andrew Waterman
1
-0
/
+0
2012-03-18
update vector fences
Andrew Waterman
1
-0
/
+0
2012-03-18
update gcc,isa-sim,pk:clean up vector exception instructions
Yunsup Lee
1
-0
/
+0
2012-03-13
update gcc,isa-sim,pk: add more instructions for vector exception handling
Yunsup Lee
1
-0
/
+0
2012-03-13
update gcc,isa-sim,pk: add vvcfg,vtcfg
Yunsup Lee
1
-0
/
+0
2012-03-13
update gcc,isa-sim,pk: opcodes cleanup
Yunsup Lee
1
-0
/
+0
2012-03-10
update gcc,isa-sim,pk: slight change to vector supervisor instructions
Yunsup Lee
1
-0
/
+0
2012-03-03
update gcc,isa-sim,pk: new instructions to handle vector exceptions
Yunsup Lee
1
-0
/
+0
2011-11-11
Update to new compiler toolchain
Your Name
1
-0
/
+0