debug/targets/RISC-V/spike32-2.py


1
2
3
4
5
6
7
8
9
10
11
12
13
14

import targets
import testlib

import spike32  # pylint: disable=import-error

class spike32_2(targets.Target):
    harts = [spike32.spike32_hart(), spike32.spike32_hart()]
    openocd_config_path = "spike-2.cfg"
    timeout_sec = 30
    implements_custom_test = True

    def create(self):
        return testlib.Spike(self, isa="RV32IMAFC", progbufsize=0, dmi_rti=4,
                support_abstract_csr=True)