aboutsummaryrefslogtreecommitdiff
path: root/debug
AgeCommit message (Expand)AuthorFilesLines
2023-07-17debug: Create UnavailableCycleTestTim Newsome1-0/+27
2023-07-17debug: CeaseRunTest -> UnavailableRunTestTim Newsome2-3/+23
2023-07-17debug: CeaseMultiTest -> UnavailableMultiTestTim Newsome2-8/+30
2023-07-17Interact with OpenOCD CLI over stdin/stdout.Tim Newsome1-39/+102
2023-07-17debug: Add support_unavailable_control property.Tim Newsome8-0/+10
2023-07-17parkOtherHarts() already defaults to ceaseTim Newsome1-1/+1
2023-07-17Move "monitor targets" calls into a central place.Tim Newsome2-3/+1
2023-07-17Move `import random`Tim Newsome1-1/+2
2023-07-14Remove old warning check in RepeatReadTestEvgeniy Naydanov1-4/+0
2023-07-13Merge pull request #490 from riscv-software-src/flushregsTim Newsome1-4/+4
2023-07-13debug: flushregs -> maintenance flush register-cacheTim Newsome1-4/+4
2023-07-13Add an exclude list for known failing Hifive1 tests (#485)Marek Vrbka1-0/+28
2023-07-10Merge pull request #486 from en-sc/en-sc/warning-repeat-readTim Newsome1-2/+15
2023-07-07Merge pull request #487 from riscv-software-src/debug_pathTim Newsome2-8/+4
2023-07-07change warning check in RepeatReadTestEvgeniy Naydanov1-2/+15
2023-07-05Merge pull request #484 from TommyMurphyTM1234/masterTim Newsome1-2/+2
2023-06-30debug: Don't rely on RISCV envTim Newsome2-8/+4
2023-06-30Fix for https://github.com/riscv-software-src/riscv-tests/issues/482Tommy Murphy1-2/+2
2023-06-29debug: pylint fix.Tim Newsome1-2/+2
2023-06-29Merge pull request #480 from riscv-software-src/pylintTim Newsome1-4/+7
2023-06-29Add --target-timeout to debug test script.Tim Newsome1-1/+7
2023-06-29Merge pull request #478 from Du-Chao/masterTim Newsome1-4/+16
2023-06-27Pylint fixes.Tim Newsome1-4/+7
2023-06-27Merge pull request #477 from MarekVCodasip/test-exclusionTim Newsome4-1/+52
2023-06-27Add a way to exclude tests by specifying an exclusion fileMarek Vrbka4-1/+52
2023-06-15debug: optimize the FreeRtosTest case.Chao Du1-4/+16
2023-06-12Get gcc and gdb path from environment.Tim Newsome1-7/+10
2023-05-25debug: New pylint => new warnings => new cleanupsTim Newsome4-24/+34
2023-05-10New pylint, so make everything clean again.Tim Newsome2-61/+8
2023-05-01Update OpenOCD cfg files to new syntaxTim Newsome7-34/+34
2023-03-01Fix intermittent IcountTest failure on multi hart.Tim Newsome1-1/+1
2023-02-28Merge pull request #458 from Du-Chao/masterTim Newsome1-2/+2
2023-02-21debug: fix pylint error W0621 redefined-outer-nameChao Du1-2/+2
2023-02-16Add test for icount triggers.Tim Newsome1-0/+27
2023-02-02Fix EtriggerTest on multi-hart targets.Tim Newsome1-0/+1
2023-01-06debug: Add Itrigger test.Tim Newsome1-0/+26
2023-01-06debug: Tweak interrupt.c, so a test can run to exit()Tim Newsome1-1/+4
2022-12-29debug: Add etrigger test.Tim Newsome2-1/+20
2022-12-14debug: Add CeaseRunTestTim Newsome1-0/+23
2022-12-14debug: Add CeaseStepiTest.Tim Newsome2-3/+37
2022-12-14debug: Create CeaseMultiTest. (#436)Tim Newsome2-2/+55
2022-12-14debug: Remove unnecessary exit() functions. (#437)Tim Newsome3-11/+4
2022-12-08Fix regression in VcsSim introduced by #334 (#440)Jerry Zhao1-0/+1
2022-12-01debug: Disassemble memory when a failure happens. (#432)Tim Newsome1-1/+1
2022-12-01`flush regs` -> `maintenance flush register-cache` (#431)Tim Newsome1-1/+1
2022-12-01debug: Park unused harts with a cease instruction. (#434)Tim Newsome3-2/+23
2022-12-01Share exit() among more tests. (#433)Tim Newsome3-16/+9
2022-11-10SvNNTest needs 32KB of RAM. (#428)Tim Newsome2-4/+7
2022-11-04Make MulticoreRegTest work with real hardware.Tim Newsome2-17/+19
2022-11-03Fix PrivChange test address comparison. (#427)Tim Newsome1-3/+4
generated by cgit v1.1 at 2024-11-05 02:00:16 +0000