aboutsummaryrefslogtreecommitdiff
path: root/debug/gdbserver.py
AgeCommit message (Collapse)AuthorFilesLines
2022-04-25Add EbreakTest. (#380)Tim Newsome1-0/+31
* Add EbreakTest. Confirm correct behavior when somebody bakes an ebreak instruction into their code. * Forgot to commit ebreak.c
2022-04-07Make download test data const. (#378)Tim Newsome1-2/+2
That way it can go into flash.
2022-03-03Add assert to MemorySampleTest. (#370)Tim Newsome1-0/+1
Now it will give slightly more helpful output if it fails.
2022-02-09Debug test to check that stepping doesn't inappropriately switch to Thread 1 ↵Greg Savin1-0/+21
(#369)
2021-11-29Fix TranslateTests. (#365)Tim Newsome1-2/+2
They used to set U, A, D, in intermediate page table entries which is no longer allowed.
2021-11-12Create DisconnectTest. (#364)Tim Newsome1-0/+15
Disconnects from gdb, and then reconnects, making sure that didn't change any of the registers. This test will start passing when https://github.com/riscv/riscv-openocd/pull/661 merges.
2021-11-12Add timing output to DebugTurboStep. (#362)Tim Newsome1-1/+5
Useful for estimating interactive performance.
2021-06-08Tweaks for multispike. (#339)Tim Newsome1-1/+1
1. Don't run all tests in multi-spike. Extra coverage is negligible, and it just takes too long. 2. Increase a few timeouts.
2021-05-20Test multiple heterogeneous spike instances. (#338)Tim Newsome1-7/+21
2021-05-07Test daisy chained homogeneous spike instances. (#334)Tim Newsome1-5/+6
* Test debugging multiple spikes in a daisy chain. * Hugely speed up rbb_daisychain. Now 2 dual-hart spikes are less than 4x slower than a single dual-hart spike. * WIP * Test daisy chained homogeneous spike instances. For OpenOCD, this means we're checking that we can talk to multiple TAPs. Next up is heterogeneous testing. * Enable Sv48Test. Didn't mean to disable it with this commit. * Test authentication again. Another change I hadn't meant to push...
2021-04-13Add FreeRTOS smoke tests. (#333)Tim Newsome1-0/+54
* Add FreeRTOS smoke tests. Make sure that OpenOCD can access all threads in a FreeRTOS binary on single-hart RV32 and RV64. * Also test `-rtos FreeRTOS`.
2021-02-11Add early_applicable() to a few tests. (#325)Tim Newsome1-7/+8
It's faster to figure out there that the test is going to N/A.
2021-01-25Smoketest that vl and vtype can be modified. (#320)Tim Newsome1-0/+12
2021-01-07Park other harts in TranslateTest. (#313)Tim Newsome1-0/+1
This fixes an intermitten failure when running these tests.
2020-12-31Make HiFiveUnleashed tests clean.Tim Newsome1-1/+1
HiFiveUnleashed-flash fails som address translation tests. Possibly that would be fixed when https://github.com/riscv/riscv-tests/pull/313 merges.
2020-12-18Add test for new OpenOCD `riscv info` command. (#310)Tim Newsome1-0/+13
2020-12-18Revive and expand invalid read test. (#309)Tim Newsome1-12/+19
This test would have found https://github.com/riscv/riscv-openocd/issues/559.
2020-12-14Add tests for memory sampling feature. (#300)Tim Newsome1-0/+91
2020-08-31Add test for `riscv repeat_read`. (#293)Tim Newsome1-0/+34
2020-06-25Add manual hwbp test. (#283)Tim Newsome1-0/+92
Make sure OpenOCD cooperates when a user sets a trigger by writing tselect/tdata* directly.
2020-06-25Create a more sophisticated vector test (#284)Tim Newsome1-1/+61
* WIP * WIP * Vector test seems to work well with spike. * Check a0 in case the program didn't work right. * Return not applicable if compile doesn't support V
2020-05-26Test semihosting calls (#280)Tim Newsome1-0/+32
* Add a basic semihosting test. * Need to configure semihosting on each target. * WIP * Parse "cannot insert breakpoint" message. Also use sys.exit instead of exit, per new pylint's suggestion.
2020-04-10Make TooManyHwbp more thorough. (#272)Tim Newsome1-1/+6
Test the behavior described in https://github.com/riscv/riscv-openocd/issues/76.
2020-03-26Improve address translation tests (#261)Tim Newsome1-14/+27
* Improve address translation tests. Check that the mode we're testing is supported by hardware before running the test. Test with high address bits set, which catches a bug in OpenOCD. * Turn off PMP for address translation test. Otherwise it doesn't pass on HiFive Unleashed. * Run TranslateTest on random hart. Once https://github.com/riscv/riscv-openocd/pull/459 merges that will work.
2020-03-26Write a NOP program in PrivRw test. (#260)Tim Newsome1-9/+2
Otherwise it only passes intermittently when I change _start, which is very confusing.
2020-02-14Add tests for vector register access (#244)Tim Newsome1-0/+21
* WIP * Add vector register smoketest. Also redo the gdb value parsing code to accommodate the more complicated way that vector registers look. * Test vector access a little more thoroughly. * Revert unnecessary changes.
2020-02-11Generate very different values on different harts. (#238)Tim Newsome1-4/+4
This way if you end up reading a value that you suspect might be coming from another hart/register, you can clearly see where it came from.
2020-02-11Look for \bmain\b instead of ' main '. (#237)Tim Newsome1-2/+2
2020-01-15Force DMI busy in all tests. (#235)Tim Newsome1-9/+26
This catches more corner cases where this may be a problem.
2020-01-09Smoke test virtual address translation support. (#233)Tim Newsome1-0/+49
* WIP * Smoke test virtual address support. Tests sv32, sv39, and sv48. Only explicitly tests 4K pages, but uses as large as possible pages to 1:1 map the rest of RAM so those sizes do get minimal coverage as well.
2019-12-18Hardcode misa values for all spike targets. (#227)Tim Newsome1-0/+8
`make` now takes 31s, `make all` takes 1m53s. The new CheckMisa test ensures that the misa value specified in the configuration is correct.
2019-11-22Move to Python 3. (#218)Tim Newsome1-34/+36
The impetus for this was mostly that after my Ubuntu upgrade, pylint suddenly starting to apply python3 rules, and I suppose it's time to adopt python 3 now that it's been released for more than a decade.
2019-10-15Add support to run all tests against HiFive Unleashed. (#212)Tim Newsome1-2/+4
* Parse inf/nan floats. * Enable mstatus.fs in SimpleF18Test Also accept "unable to fetch" message when FPRs aren't supported. * Add config files for HiFive Unleashed. * Add configs to flash HiFive Unleashed. All tests pass.
2019-08-02Miscellaneous minor test improvements (#199)Tim Newsome1-8/+7
* Let the debugger enable mstatus.F if necessary. * Ignore (some) gdb debug output. * Increase timeout. * Make newer version of pylint happy.
2019-07-15Make tests work with RV32E targets. (#196)Tim Newsome1-1/+4
2019-06-14Work better with mainline gdb (#192)Tim Newsome1-8/+8
* Parse floats the way mainline gdb prints them. For 64-bit floats, it shows both float and double results. Now more tests pass using mainline gdb. * Disable ANSI when talking to gdb. Helps more tests pass with mainline gdb. * Parse {float=...,double=...} in "info registers" Makes tests work better with mainline gdb.
2019-04-04Test simultaneous resume using hasel. (#186)Tim Newsome1-8/+13
Passes on spike and Arty. Won't merge until https://github.com/riscv/riscv-openocd/pull/364 merges.
2019-03-11Add SmpSimultaneousRunHalt test. (#181)Tim Newsome1-0/+49
This test confirms that in SMP configurations OpenOCD halts the harts near-simulatenously. (It'll also check for resume, but that's not implemented yet so commented out for now.)
2019-02-14Test `-rtos hwthread` (#178)Tim Newsome1-10/+12
* WIP * Use hwthread everywhere. * Test `-rtos hwthread`. Also tweak timeouts a bit so that we don't have ridiculous timeouts for simple operations. * Tweak timeouts so tests pass on a loaded system.
2019-01-07Fail on unsupported SREC type.Tim Newsome1-0/+2
2018-12-31Fix MemTestBlockTim Newsome1-20/+41
This test used to false pass on 64-bit targets because gdb doesn't like using Intel hex files on 64-bit targets.
2018-12-03Reduce download size a bit.Tim Newsome1-4/+8
Increase some timeouts in case memory access is slow.
2018-11-30Use more than 1KB for download test.Tim Newsome1-1/+1
This is a pretty old bug. I limited the size to 256KB because against spike my machine gets about 8KB/s, and I don't want to wait forever for `make` to pass.
2018-11-16Make pylint happy.Tim Newsome1-3/+6
2018-11-14Merge pull request #165 from riscv/flashTim Newsome1-13/+33
Tweak debug tests to run out of flash.
2018-11-14Cleanup and renamed test flag to invalid_memory_returns_zerocgsfv1-2/+2
2018-11-13Added MemTestBlockReadInvalid verifying the corresponding OpenOCD fixcgsfv1-0/+52
2018-10-31Fix remaining tests to work from flash:Tim Newsome1-4/+12
TriggerDmode, ProgramHwWatchpoint, ProgramSwWatchpoint.
2018-10-29Almost all tests pass with HiFive1-flashTim Newsome1-3/+12
Only TriggerDmode still fails.
2018-10-29Tweak debug tests to run out of flash.Tim Newsome1-6/+9
Not all tests pass when run out of flash yet, but it's getting a lot closer. The ones still failing on HiFive1-flash are: DebugSymbols, Hwbp2, InstantHaltTest, TriggerDmode, TriggerLoadAddressInstant, and TriggerStoreAddressInstant.
generated by cgit v1.1 at 2025-12-26 12:35:58 +0000