index
:
riscv-tests.git
attempt-travis-fix
ceasetest2
compliance_tests
cs152-sp18-lab3
debug
debug-0.13
debug-clear-satp
debug-delete-sim
debug_auth
debug_disassemble
disable_unavailable
dma-memcpy
eos20-bringup
hw_watchpoint
interrupts
master
misc
no_progbuf
priv
privchange-dontdeleteme
python3
rekall
resume_from_trigger
riscv-tests-sail
rtos
rvt-master
smi-demo
split-isa-tests
sqrt-171
tmp
trap_entry_align
trap_entry_align-1
travis-dev
trigger_priority
usb_error
xlen_fix
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
Files
Lines
2013-11-25
Update benchmarks to new privileged ISA
Andrew Waterman
9
-164
/
+38
2013-11-24
Update to new privileged ISA
Andrew Waterman
17
-88
/
+95
2013-11-19
Add rv64uv-p-amoxor_{w,d} tests
Quan Nguyen
3
-2
/
+118
2013-11-19
fix rv64uv/vvadd_fd test to correctly check results
Yunsup Lee
1
-2
/
+2
2013-11-13
added riscv-test-env as a submodule
Yunsup Lee
2
-0
/
+8
2013-11-13
split out envs from riscv-tests
Yunsup Lee
12
-1200
/
+0
2013-11-05
add accelerator disabled cause
Yunsup Lee
1
-0
/
+1
2013-11-05
correctly set SR_EA bit for all vector physical supervisor tests
Yunsup Lee
12
-0
/
+14
2013-11-05
correctly set SR_EA bit for all vector physical tests
Yunsup Lee
61
-61
/
+64
2013-10-18
revamp pt tests as well
Yunsup Lee
7
-40
/
+31
2013-10-18
hwacha virtual tests working
Yunsup Lee
7
-44
/
+86
2013-10-17
add hwacha exception support
Yunsup Lee
20
-122
/
+448
2013-10-17
disable vector bank tests
Yunsup Lee
3
-594
/
+594
2013-10-17
add passing physical vector tests back in
Yunsup Lee
4
-5
/
+4
2013-10-17
update out-of-date floating-point test in rv64uv
Yunsup Lee
1
-1
/
+1
2013-10-17
fix broken amoor_w rv64uv test
Yunsup Lee
1
-0
/
+3
2013-10-10
Merge branch 'master' of github.com:ucb-bar/riscv-tests
Christopher Celio
69
-1837
/
+1795
2013-10-10
Benchmarks now run in user-mode.
Christopher Celio
10
-114
/
+104
2013-10-10
revamp hwacha tests
Yunsup Lee
69
-1837
/
+1795
2013-09-21
Re-enable virtual memory tests
Andrew Waterman
3
-8
/
+15
2013-09-21
New AUIPC semantics
Andrew Waterman
1
-6
/
+12
2013-09-15
Don't emit vector instructions for now
Andrew Waterman
2
-0
/
+4
2013-09-11
Add AMOXOR test
Andrew Waterman
3
-2
/
+128
2013-08-25
Don't build vector benchmarks for now
Andrew Waterman
1
-3
/
+3
2013-08-24
don't emit vvcfg for now
Andrew Waterman
2
-3
/
+3
2013-08-23
Add autoconf-generated configure
Andrew Waterman
2
-0
/
+3478
2013-08-23
Reflect changes to ISA
Andrew Waterman
47
-2570
/
+487
2013-08-23
Merge pull request #1 from smirolo/configure
Sebastien Mirolo
6
-14
/
+60
2013-08-12
Merge branch 'master' of git://github.com/ucb-bar/riscv-tests into configure
Sebastien Mirolo
4
-174
/
+2
2013-07-25
Remove JALR static hints
Andrew Waterman
4
-174
/
+2
2013-07-24
feature: add autoconf
Sebastien Mirolo
6
-14
/
+60
2013-06-14
removed bad mt test
Henry Cook
1
-1
/
+0
2013-06-13
multithreading tests from 152 lab 5
Henry Cook
285
-0
/
+60428
2013-06-10
Don't disassemble zeros
Andrew Waterman
1
-1
/
+1
2013-05-16
add failing multiply test
Yunsup Lee
1
-0
/
+3
2013-05-13
change riscv-isa-run to spike
Yunsup Lee
2
-2
/
+2
2013-05-02
use RVTEST_RV64UF macro for FPU tests
Andrew Waterman
14
-14
/
+32
2013-05-01
pass all FP tests if FPU not present
Andrew Waterman
5
-18
/
+17
2013-04-29
add first RV32 tests
Andrew Waterman
13
-7
/
+637
2013-04-29
add benchmarks gitignore
Yunsup Lee
1
-0
/
+6
2013-04-29
benchmarks initial commit
Yunsup Lee
71
-0
/
+33853
2013-04-24
add gitignore
Yunsup Lee
1
-0
/
+1
2013-04-24
cleanup Makefiles in isa
Yunsup Lee
11
-606
/
+220
2013-04-24
add missing RVTEST_CODE_END macros
Yunsup Lee
3
-0
/
+6
2013-04-24
add more header information to test_macros
Yunsup Lee
2
-183
/
+225
2013-04-24
change label names to avoid conflicts with test code
Yunsup Lee
1
-19
/
+19
2013-04-22
get rid of RVTEST_PASS_NOFP
Yunsup Lee
5
-29
/
+0
2013-04-22
initial commit
Yunsup Lee
189
-0
/
+44573