index
:
riscv-tests.git
attempt-travis-fix
ceasetest2
compliance_tests
cs152-sp18-lab3
debug
debug-0.13
debug-clear-satp
debug-delete-sim
debug_auth
debug_disassemble
disable_unavailable
dma-memcpy
eos20-bringup
hw_watchpoint
interrupts
master
misc
no_progbuf
priv
privchange-dontdeleteme
python3
rekall
resume_from_trigger
riscv-tests-sail
rtos
rvt-master
smi-demo
split-isa-tests
sqrt-171
tmp
trap_entry_align
trap_entry_align-1
travis-dev
trigger_priority
usb_error
xlen_fix
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
Files
Lines
2021-06-01
Enable access to cycle counter before trying to write it
Andrew Waterman
1
-0
/
+13
2021-06-01
Test all four ways of reading a read-only CSR
Andrew Waterman
1
-0
/
+8
2021-05-20
Test multiple heterogeneous spike instances. (#338)
Tim Newsome
6
-63
/
+70
2021-05-12
Fix for rv64mi/sbreak and rv64mi/scall that I broke in my previous commit: (#...
SLAMET RIANTO
2
-0
/
+2
2021-05-10
Fixes for illegal.S to support Bare-SMode and sbreak.S & scall.S to support C...
SLAMET RIANTO
3
-0
/
+52
2021-05-07
Test daisy chained homogeneous spike instances. (#334)
Tim Newsome
9
-40
/
+303
2021-04-13
Add FreeRTOS smoke tests. (#333)
Tim Newsome
9
-15
/
+103
2021-02-11
Add early_applicable() to a few tests. (#325)
Tim Newsome
1
-7
/
+8
2021-02-01
Align mtvec in rv32mi-p-shamt test
Andrew Waterman
1
-0
/
+1
2021-02-01
Prevent GCC from pattern-matching the memset implementation
Andrew Waterman
1
-1
/
+1
2021-01-25
Smoketest that vl and vtype can be modified. (#320)
Tim Newsome
2
-29
/
+12
2021-01-08
Don't rely on the implementation-specific WFI time limit (#318)
Paul Donahue
1
-18
/
+0
2021-01-08
Disable V extension when compiler doesn't support it. (#317)
Tim Newsome
1
-2
/
+24
2021-01-07
Park other harts in TranslateTest. (#313)
Tim Newsome
1
-0
/
+1
2021-01-07
Stop testing `-rtos riscv`. (#314)
Tim Newsome
2
-23
/
+3
2021-01-04
Disable rv32ua/rv64ua LR/SC test case 4 (#316)
Ben Marshall
1
-8
/
+14
2020-12-31
Make HiFiveUnleashed tests clean.
Tim Newsome
7
-1
/
+14
2020-12-18
Add test for new OpenOCD `riscv info` command. (#310)
Tim Newsome
1
-0
/
+13
2020-12-18
Revive and expand invalid read test. (#309)
Tim Newsome
1
-12
/
+19
2020-12-16
Refactor rv64ud structural test to match format of other tests (#311)
Kathlene Hurt
1
-11
/
+13
2020-12-14
Add tests for memory sampling feature. (#300)
Tim Newsome
10
-1
/
+104
2020-12-08
Add rd=x0 test case to csr test (#308)
Takahiro
1
-0
/
+1
2020-12-07
Fix minor typo (#307)
Takahiro
1
-1
/
+1
2020-11-20
Only attempt to build tests supported by compiler
Andrew Waterman
19
-38
/
+6
2020-11-11
add zfh (float16) test case and related macros (#301)
Chih-Min Chao
26
-0
/
+769
2020-10-19
use registers present on rv32e (#299)
Sandeep Rajendran
1
-4
/
+4
2020-10-15
bump env (#298)
Sandeep Rajendran
1
-14
/
+14
2020-10-08
Expose registers on all harts in openocd cfgs (#297)
Samuel Obuch
2
-4
/
+10
2020-10-02
Modify PMP benchmark to detect granularity (#295)
Moritz Schneider
1
-10
/
+24
2020-08-31
Add test for `riscv repeat_read`. (#293)
Tim Newsome
1
-0
/
+34
2020-08-12
Point people at a compiler that supports vectors. (#290)
Tim Newsome
1
-1
/
+2
2020-08-06
Add enable_rtos_riscv (#288)
Tim Newsome
1
-0
/
+2
2020-07-14
bump env to fix #286
Andrew Waterman
1
-14
/
+14
2020-07-01
Make pylint happy. (#285)
Tim Newsome
1
-0
/
+1
2020-06-25
Add manual hwbp test. (#283)
Tim Newsome
4
-0
/
+98
2020-06-25
Create a more sophisticated vector test (#284)
Tim Newsome
4
-10
/
+248
2020-05-26
Test semihosting calls (#280)
Tim Newsome
9
-5
/
+205
2020-05-18
Parse "cannot insert breakpoint" message. (#279)
Tim Newsome
1
-1
/
+8
2020-05-13
Update env (#275)
Paul Donahue
1
-5
/
+19
2020-04-17
The HTIF device must live in its own page since it is (generally) a bus/hardw...
Adrian Harris
1
-0
/
+1
2020-04-10
Make TooManyHwbp more thorough. (#272)
Tim Newsome
1
-1
/
+6
2020-04-10
Change slen to a value that spike supports. (#271)
Tim Newsome
1
-1
/
+3
2020-03-29
Add debug-check-fast target for
Andrew Waterman
1
-0
/
+4
2020-03-26
Improve address translation tests (#261)
Tim Newsome
4
-35
/
+59
2020-03-26
Write a NOP program in PrivRw test. (#260)
Tim Newsome
2
-9
/
+8
2020-03-21
Fix regression introduced by 24d7d6b68c5581c36cbdef354b1882a7a8dd52c5
Andrew Waterman
1
-7
/
+7
2020-03-21
Move self-modifying 'fence.i' ops to .data memory section (#269)
WRansohoff
1
-6
/
+14
2020-03-19
Fix comments error in fmin.S (#267)
Mohanson
2
-4
/
+4
2020-03-18
Spike changed --varch syntax (#257)
Tim Newsome
1
-2
/
+2
2020-03-18
Specify misa for HiFive Unleashed. (#259)
Tim Newsome
1
-0
/
+2
[next]