aboutsummaryrefslogtreecommitdiff
path: root/isa
diff options
context:
space:
mode:
authorAndrew Waterman <andrew@sifive.com>2018-09-06 18:45:14 -0700
committerAndrew Waterman <andrew@sifive.com>2018-09-06 18:45:14 -0700
commit9d3bc86d85d935f498065d54ead7e568f03b2824 (patch)
treef4baafc7eaac8a1b24514dd0c2b2de44c26b6b4d /isa
parent901a2694d5384e4ef9af8e4fb0c9a07eb24d0028 (diff)
downloadriscv-tests-9d3bc86d85d935f498065d54ead7e568f03b2824.zip
riscv-tests-9d3bc86d85d935f498065d54ead7e568f03b2824.tar.gz
riscv-tests-9d3bc86d85d935f498065d54ead7e568f03b2824.tar.bz2
Revert "breakpoint.S: Don't assume trigger is hardwired to breakpoint (#158) (#159)"
This reverts commit 901a2694d5384e4ef9af8e4fb0c9a07eb24d0028, under the advisement of @tommythorn in #158.
Diffstat (limited to 'isa')
-rw-r--r--isa/rv64mi/breakpoint.S2
1 files changed, 1 insertions, 1 deletions
diff --git a/isa/rv64mi/breakpoint.S b/isa/rv64mi/breakpoint.S
index df415a1..647430b 100644
--- a/isa/rv64mi/breakpoint.S
+++ b/isa/rv64mi/breakpoint.S
@@ -29,7 +29,7 @@ RVTEST_CODE_BEGIN
la a2, 1f
csrw tdata2, a2
- li a0, (2 << (__riscv_xlen - 4)) | MCONTROL_M | MCONTROL_EXECUTE
+ li a0, MCONTROL_M | MCONTROL_EXECUTE
csrw tdata1, a0
# Skip if breakpoint type is unsupported.
csrr a1, tdata1