diff options
| author | Tim Newsome <tim@sifive.com> | 2016-12-07 20:42:31 -0800 |
|---|---|---|
| committer | Tim Newsome <tim@sifive.com> | 2016-12-07 20:42:31 -0800 |
| commit | b0e409142ae6984ce1f25126c66ee755c5fe3da1 (patch) | |
| tree | 1b857e6543987138ea598754a7493b6a8af23d70 /debug/programs/mprv.S | |
| parent | 6427012c6de3daf4a108cbda17d4ceb6a79a9d91 (diff) | |
| download | riscv-tests-b0e409142ae6984ce1f25126c66ee755c5fe3da1.zip riscv-tests-b0e409142ae6984ce1f25126c66ee755c5fe3da1.tar.gz riscv-tests-b0e409142ae6984ce1f25126c66ee755c5fe3da1.tar.bz2 | |
Use XLEN macro for these sources as well.
All tests pass on spike32 and spike64 again.
Diffstat (limited to 'debug/programs/mprv.S')
| -rw-r--r-- | debug/programs/mprv.S | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/debug/programs/mprv.S b/debug/programs/mprv.S index 5e21607..574f32e 100644 --- a/debug/programs/mprv.S +++ b/debug/programs/mprv.S @@ -12,7 +12,7 @@ main: # update mstatus csrr t1, CSR_MSTATUS -#if __riscv_xlen == 32 +#if XLEN == 32 li t0, (MSTATUS_MPRV | (VM_SV32 << 24)) #else li t0, (MSTATUS_MPRV | (VM_SV39 << 24)) @@ -38,7 +38,7 @@ data: .balign 0x1000 page_table: -#if __riscv_xlen == 32 +#if XLEN == 32 .word ((0x80000000 >> 2) | PTE_V | PTE_R | PTE_W | PTE_X | PTE_G | PTE_U) #else .word ((0x80000000 >> 2) | PTE_V | PTE_R | PTE_W | PTE_X | PTE_G | PTE_U) |