aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorTim Newsome <tim@sifive.com>2017-11-16 15:40:27 -0800
committerTim Newsome <tim@sifive.com>2017-11-16 15:40:27 -0800
commit96b21fa7b8912cc2ecc86f6b0e91d19a65103a55 (patch)
tree548dfcadac2935179e63f859feb54d0bf7567fba
parent60c5dd3ffbde1383b54ab66088e85a91ebe3e324 (diff)
downloadriscv-tests-96b21fa7b8912cc2ecc86f6b0e91d19a65103a55.zip
riscv-tests-96b21fa7b8912cc2ecc86f6b0e91d19a65103a55.tar.gz
riscv-tests-96b21fa7b8912cc2ecc86f6b0e91d19a65103a55.tar.bz2
Disable PMP for PrivRw test.
-rwxr-xr-xdebug/gdbserver.py5
1 files changed, 5 insertions, 0 deletions
diff --git a/debug/gdbserver.py b/debug/gdbserver.py
index 43ac1e0..3e61449 100755
--- a/debug/gdbserver.py
+++ b/debug/gdbserver.py
@@ -814,6 +814,11 @@ class PrivTest(GdbTest):
class PrivRw(PrivTest):
def test(self):
"""Test reading/writing priv."""
+ # Disable physical memory protection by allowing U mode access to all
+ # memory.
+ self.gdb.p("$pmpcfg0=0xf") # TOR, R, W, X
+ self.gdb.p("$pmpaddr0=0x%x" % ((self.hart.ram + self.hart.ram_size) >> 2))
+
# Leave the PC at _start, where the first 4 instructions should be
# legal in any mode.
for privilege in range(4):