diff options
author | Megan Wachs <megan@sifive.com> | 2018-04-27 15:18:44 -0700 |
---|---|---|
committer | GitHub <noreply@github.com> | 2018-04-27 15:18:44 -0700 |
commit | 5c512f0ad5219802d7fcb483b5779dbe04be0c4d (patch) | |
tree | 07c190c31a8fc53d550fb85dbad50803f01237d7 | |
parent | 7ba428b5d1d3c6d56a2e534daf7b3983cf3f46bf (diff) | |
parent | c9601d0b39a17d6c1ac82650f01f5401aa0f9dd6 (diff) | |
download | riscv-tests-5c512f0ad5219802d7fcb483b5779dbe04be0c4d.zip riscv-tests-5c512f0ad5219802d7fcb483b5779dbe04be0c4d.tar.gz riscv-tests-5c512f0ad5219802d7fcb483b5779dbe04be0c4d.tar.bz2 |
Merge pull request #130 from riscv/trap_entry_align-1
debug: add missing align directive on trap_entry
-rwxr-xr-x | debug/programs/entry.S | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/debug/programs/entry.S b/debug/programs/entry.S index 35c233e..6d84718 100755 --- a/debug/programs/entry.S +++ b/debug/programs/entry.S @@ -106,6 +106,7 @@ wait_until_initialized: # Wait for hart 0 to perform initialization. j _init +.align 2 trap_entry: addi sp, sp, -32*REGBYTES |