fmax_d.h\insns\riscv - riscv-isa-sim.git - Unnamed repository; edit this file 'description' to name the repository.

index : riscv-isa-sim.git

Unnamed repository; edit this file 'description' to name the repository.

root

about summary refs log tree commit diff

path: root/riscv/insns/fmax_d.h

blob: 9e75de0eb695cc743ae2b760cb134cad3e90ca4d (plain)

require_extension('D');
require_fp;
WRITE_FRD(f64_le_quiet(f64(FRS2), f64(FRS1)) || isNaNF64UI(uint64_t(FRS2)) ? FRS1 : FRS2);
if ((isNaNF64UI(uint64_t(FRS1)) && isNaNF64UI(uint64_t(FRS2))) || softfloat_exceptionFlags)
  WRITE_FRD(f64(defaultNaNF64UI));
set_fp_exceptions;