From e1cb87f7d7626d749c687020c095f17c31858592 Mon Sep 17 00:00:00 2001 From: Chih-Min Chao Date: Mon, 6 Jan 2020 20:15:34 -0800 Subject: commitlog: rvv: add commitlog support to load instructions Signed-off-by: Chih-Min Chao --- riscv/decode.h | 17 +++++++++-------- 1 file changed, 9 insertions(+), 8 deletions(-) diff --git a/riscv/decode.h b/riscv/decode.h index a571efd..8999d93 100644 --- a/riscv/decode.h +++ b/riscv/decode.h @@ -1519,16 +1519,17 @@ for (reg_t i = 0; i < vlmax; ++i) { \ ld_width##_t val = MMU.load_##ld_width(baseAddr + (stride) + (offset) * elt_byte); \ switch(P.VU.vsew){ \ case e8: \ - P.VU.elt(vd + fn * vlmul, vreg_inx) = val; \ + P.VU.elt(vd + fn * vlmul, vreg_inx, true) = val; \ break; \ case e16: \ - P.VU.elt(vd + fn * vlmul, vreg_inx) = val; \ + P.VU.elt(vd + fn * vlmul, vreg_inx, true) = val; \ break; \ case e32: \ - P.VU.elt(vd + fn * vlmul, vreg_inx) = val; \ + P.VU.elt(vd + fn * vlmul, vreg_inx, true) = val; \ break; \ default: \ - P.VU.elt(vd + fn * vlmul, vreg_inx) = val; \ + P.VU.elt(vd + fn * vlmul, vreg_inx, true) = val; \ + break; \ } \ } \ } \ @@ -1582,16 +1583,16 @@ for (reg_t i = 0; i < vlmax; ++i) { \ \ switch (sew) { \ case e8: \ - p->VU.elt(rd_num + fn * vlmul, vreg_inx) = val; \ + p->VU.elt(rd_num + fn * vlmul, vreg_inx, true) = val; \ break; \ case e16: \ - p->VU.elt(rd_num + fn * vlmul, vreg_inx) = val; \ + p->VU.elt(rd_num + fn * vlmul, vreg_inx, true) = val; \ break; \ case e32: \ - p->VU.elt(rd_num + fn * vlmul, vreg_inx) = val; \ + p->VU.elt(rd_num + fn * vlmul, vreg_inx, true) = val; \ break; \ case e64: \ - p->VU.elt(rd_num + fn * vlmul, vreg_inx) = val; \ + p->VU.elt(rd_num + fn * vlmul, vreg_inx, true) = val; \ break; \ } \ } \ -- cgit v1.1