aboutsummaryrefslogtreecommitdiff
path: root/spike_main
AgeCommit message (Expand)AuthorFilesLines
2020-09-22Separate build of spike and spike-dasmAndrew Waterman3-1378/+1
2020-09-08rvv: disasm: separate vvm and vvChih-Min Chao1-14/+44
2020-09-08rvv: disasm: fix vamoadd nameChih-Min Chao1-1/+1
2020-08-31rvv: disasm: fix amo sub-opcodeChih-Min Chao1-5/+4
2020-08-31rvv: disasm: fix whole loadChih-Min Chao1-3/+10
2020-08-31rvv: add reciprocal instructionsChih-Min Chao1-0/+2
2020-08-27rvv: remove quad instructionsChih-Min Chao1-4/+0
2020-08-11Add option to dissable implicit ebreak in program bufferSamuel Obuch1-1/+5
2020-07-29rvv: add vrgatherei16.vvChih-Min Chao1-13/+14
2020-07-29rvv: add new whole reg load/store instructionsChih-Min Chao1-2/+25
2020-07-29rvv: op: fix amo namingChih-Min Chao1-4/+4
2020-07-29rvv: disasm: fix missing vamoorei operandsChih-Min Chao1-1/+2
2020-07-21Remove deprecated decoding of xor x0,x0,x0Andrew Waterman1-1/+0
2020-07-09Add kernel command line option for spikeAnup Patel1-0/+18
2020-07-09Add bootargs command-line option to SpikeAnup Patel1-1/+4
2020-06-16Merge pull request #490 from chihminchao/rvv-fix-2020-06-17Andrew Waterman1-1/+1
2020-06-16rvv: disasm: fix vwadd.wx operandChih-Min Chao1-1/+1
2020-06-16zfh: disasm: add fp16 disasmChih-Min Chao1-0/+38
2020-06-11rvv: disasm: fix vfncvt.f.f.wChih-Min Chao1-1/+1
2020-05-28rvv: add new explicit eew load/store instructionsChih-Min Chao1-64/+51
2020-05-28rvv: add amo instructionsChih-Min Chao1-0/+50
2020-05-28rvv: add new singed/unsiged extension instructionsChih-Min Chao1-0/+8
2020-05-28rvv: extenc VU structure to support 0.9 new fieldsChih-Min Chao1-2/+23
2020-05-28rvv: op: change funary opChih-Min Chao1-3/+9
2020-05-28rvv: disasm: add missing .wx formatChih-Min Chao1-1/+3
2020-05-28fix the memory regions checker (#474)Dave Wen1-1/+1
2020-05-10Merge branch 'configurable_PMP'Andrew Waterman2-2/+4
2020-05-04rvv: fp16: support conversion instrucitonsChih-Min Chao1-2/+2
2020-04-30Merge pull request #452 from davetw/mem_region_checkAndrew Waterman1-0/+40
2020-04-27fdt: restructure dtb create and config flowChih-Min Chao1-3/+1
2020-04-27fdt: option: add --dtb option to specify dtb binary fileChih-Min Chao1-0/+3
2020-04-27merge the overlapping or containing memory regions when user specifiedDave.Wen1-0/+40
2020-04-26fdt: import fdt library from OpenSBIChih-Min Chao1-0/+1
2020-04-24rvv: disasm: leave only SEW-bit segment load/storeChih-Min Chao1-66/+0
2020-04-24rvv: add vfslide1[down|up].vf and refine checking ruleChih-Min Chao1-0/+2
2020-04-20rvv: add float conversion for rtz variantsChih-Min Chao1-1/+7
2020-04-13Handle misaligned memories by aligning them, rather than erroringAndrew Waterman1-1/+16
2020-03-27Write execution logs to a named log file (#409)Rupert Swarbrick2-5/+8
2020-02-15Add optional support for real-time clintAnup Patel1-1/+5
2020-02-14Make spike capable of booting LinuxAnup Patel1-1/+39
2020-02-05Fix immediate signedness in vector disassemblyAndrew Waterman1-3/+3
2020-01-13Merge pull request #378 from chihminchao/rvv-0.8-float64Andrew Waterman1-15/+18
2020-01-13rvv: add vmv[1248]r.vChih-Min Chao1-4/+9
2020-01-13rvv: fix vfwcvt/vfncvt for f32 -> f64 and f64 -> f32Chih-Min Chao1-11/+9
2020-01-09Decouple spike-dasm program from simulator codeAndrew Waterman1-4/+21
2019-12-20rvv: replace vn suffic by 'w'Chih-Min Chao1-26/+30
2019-12-20rvv: add load/store whole register instructionsChih-Min Chao1-11/+15
2019-12-20rvv: rename vfncvt suffix and add rod rouding typeChih-Min Chao1-15/+21
2019-12-20rvv: add quad insn and new vlenb csrChih-Min Chao1-5/+5
2019-11-15add vaaddu/vasubu/vfncvt.rod.f.f.v to diassemblerAndrew Waterman1-2/+5
generated by cgit v1.1 at 2024-11-17 00:00:49 +0000