index
:
riscv-isa-sim.git
confprec
cs250
cycleh
debug_rom
debug_rom_fence
device_flags
dtm_reset_error
dts_parsing
dynamic
eos18-bringup
factor-out-macros
fix-bf16
force-rtti
fp-encoding
heterogeneous_mc
hwachav4
increase-stack-size
itrigger-etrigger-cleanup
load_reservation_set_size
log-commits-faster
master
mmio-hack
mvp
no_progbuf
no_progbuf2
nolibfdt
p-ext-0.5.2
plctlab-plct-zce-fix2
plic-clint-endian
plic_uart_v1
priv-1.10
private-l1-caches
pte-info-and-delegation
remove-tests
rivosinc-etrigger_fix_exception_match
rva-profile-support
simplify-misaligned
sodor
sparse-mem
speed2
speedup-hacks
static-link
test
tmp
trigger_priority
tweak_debug_rom
whole-archive
sifive/rvv0.9-phase2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
riscv
Age
Commit message (
Expand
)
Author
Files
Lines
2023-03-20
Implement Smrnmi extension
Andrew Waterman
9
-3
/
+68
2023-03-16
Make MPRV logic consistent; factor it out
Andrew Waterman
2
-2
/
+9
2023-03-16
Update encoding.h for Smrnmi CSR and opcode definitions
Andrew Waterman
1
-40
/
+16
2023-03-16
Fix the relationship between Zce and Zcf
Weiwei Li
1
-1
/
+1
2023-03-09
Use simif_t instead of sim_t for clint/plic
Scott Johnson
3
-8
/
+8
2023-03-09
Switch debug_module to use simif_t instead of sim_t
Scott Johnson
2
-5
/
+6
2023-03-09
Move debug_mmu used by debug_module up to simif_t
Scott Johnson
2
-2
/
+2
2023-03-09
Move methods used by debug_module/clint/plic up to simif_t
Scott Johnson
2
-3
/
+11
2023-03-08
Add virtual/override to sim_t declarations
Scott Johnson
1
-12
/
+12
2023-03-07
Fix ctrl-c responsiveness when running-silent in interactive mode
Jerry Zhao
1
-1
/
+1
2023-03-06
Merge pull request #1268 from riscv-software-src/more-plic-fixes
Andrew Waterman
4
-21
/
+40
2023-03-04
Don't issue misaligned or non-power-of-2 MMIO accesses
Scott Johnson
2
-7
/
+25
2023-03-03
Fix misaligned accesses to clint's msip regs
Scott Johnson
1
-5
/
+7
2023-03-03
Improve plic_context_t initialization style
Andrew Waterman
1
-9
/
+8
2023-03-02
Merge pull request #1251 from plctlab/plct-zc-update-v1.0.3
Andrew Waterman
5
-14
/
+16
2023-03-02
Merge pull request #1267 from scottj97/clint-initialize-mtip
Andrew Waterman
1
-0
/
+1
2023-03-02
Merge pull request #1266 from riscv-software-src/fix-o0-compile
Andrew Waterman
1
-0
/
+2
2023-03-02
Initialize MTIP at reset
Scott Johnson
1
-0
/
+1
2023-03-02
Define sim_t::INTERLEAVE so that it can be accessed by reference
Andrew Waterman
1
-0
/
+2
2023-03-01
Support discontiguous hart IDs in CLINT
Andrew Waterman
3
-34
/
+51
2023-03-01
Fix PLIC on big-endian hosts
Andrew Waterman
2
-3
/
+26
2023-03-01
Remove unnecessary conditional in plic_t::load
Andrew Waterman
1
-3
/
+1
2023-03-01
Correctly instantiate PLIC contexts for mixed-hart targets
Andrew Waterman
3
-7
/
+11
2023-03-01
Refactor plic_t and plic_context_t initialization
Andrew Waterman
2
-18
/
+10
2023-02-28
Remove unused plic_context_t::num field
Andrew Waterman
2
-2
/
+0
2023-02-28
Remove unused plic_t::procs field
Andrew Waterman
2
-2
/
+1
2023-02-28
Merge pull request #1259 from WadeGao/perf/wadegao_plic_num_id_words_init_log...
Andrew Waterman
1
-6
/
+3
2023-02-28
Merge pull request #1246 from riscv-software-src/hartids
Andrew Waterman
5
-84
/
+68
2023-02-27
Make debug module tolerant of discontiguous hart IDs
Andrew Waterman
2
-82
/
+59
2023-02-27
Add cfg_t::max_hartid accessor
Andrew Waterman
1
-0
/
+1
2023-02-27
Add sim_t::get_harts and sim_t::get_cfg accessors
Andrew Waterman
2
-0
/
+6
2023-02-27
Use size_t, rather than int, for hartids
Andrew Waterman
1
-2
/
+2
2023-02-27
Return periodically from interactive_run and interactive_until
Andrew Waterman
1
-4
/
+13
2023-02-27
Add ability to partially complete and resume interactive routines
Andrew Waterman
2
-0
/
+10
2023-02-27
Return from sim_t::interactive() when there's no more input
Andrew Waterman
1
-1
/
+1
2023-02-22
optimize `num_ids_word` init logic;
Wade
1
-6
/
+3
2023-02-21
Remove redundant RVE related check in cm.mva01s and cm.mvsa01
Weiwei Li
2
-6
/
+0
2023-02-21
Add r1s != r2s check for cm.mvsa01
Weiwei Li
1
-0
/
+1
2023-02-21
Update fields name for sreg1/sreg2
Weiwei Li
4
-10
/
+10
2023-02-21
Add support for 'zce' in isa string
Weiwei Li
1
-0
/
+7
2023-02-20
Rename host_pte_paddr to host_pte_addr
Scott Johnson
1
-6
/
+6
2023-02-18
fix unintentionally plic context update when `val > max_prio` and `offset == ...
Wade
1
-3
/
+4
2023-02-15
Disable Zvfh when Zfhmin is disabled
Weiwei Li
1
-1
/
+1
2023-02-15
Disable Zvfh{min} when misa.V is cleared
Weiwei Li
1
-0
/
+2
2023-02-15
Disable Zfh{min} when misa.F is cleared
Weiwei Li
1
-0
/
+2
2023-02-13
Do not ignore tdata1 writes unless they really would set dmode=1
Scott Johnson
1
-4
/
+4
2023-02-13
Defer init of type/tdata2/tdata3 until needed
Scott Johnson
1
-3
/
+3
2023-02-07
Merge pull request #1245 from riscv-software-src/misa-c-writable
Andrew Waterman
4
-8
/
+41
2023-02-06
Support dynamically disabling misa.C once again
Andrew Waterman
1
-2
/
+15
2023-02-06
Make JVT CSR definition account for dynamically disabling Zcmt
Andrew Waterman
2
-1
/
+4
[next]