riscv-isa-sim.git - Unnamed repository; edit this file 'description' to name the repository.

Age	Commit message (Collapse)	Author	Files	Lines
2023-03-30	Fix --bootargs default value in spike usage help() function	Julien Olivain	1	-0/+1
	Commit 191634d285 changed the default kernel boot args from "console=hvc0 earlycon=sbi" to "console=ttyS0 earlycon", but didn't updated the spike usage help() function. This commit introduces a new macro DEFAULT_KERNEL_BOOTARGS in order to have a single definition. This macro is used everywhere in dts.cc and spike.cc help() function. Signed-off-by: Julien Olivain <ju.o@free.fr>
2022-04-20	Add ns16550 serial device emulation	Anup Patel	1	-0/+5
	The ns16550 is a widely use serial device so we add a simplified ns16550 device emulation which is good enough for Linux, OpenSBI, and hypervisors to use as console. Signed-off-by: Anup Patel <anup@brainfault.org>
2022-04-20	Add PLIC emulation	Anup Patel	1	-0/+4
	We need an interrupt controller in Spike which will allow us to emulate more real-world devices such as UART, VirtIO net, VirtIO block, etc. The RISC-V PLIC (or SiFive PLIC) is the commonly used interrupt controller in existing RISC-V platforms so this patch adds PLIC emulation for Spike. Signed-off-by: Anup Patel <anup@brainfault.org>
2021-06-06	fix typo. (#723)	Jiuyang Liu	1	-1/+1

2021-06-04	encoding: udpate and move platform-related define out	Chih-Min Chao	1	-0/+11
	Signed-off-by: Chih-Min Chao <chihmin.chao@sifive.com>