aboutsummaryrefslogtreecommitdiff
path: root/riscv/insns
AgeCommit message (Expand)AuthorFilesLines
2023-09-01fix condition of executing cbo.inval as a flush operationviktoryou1-3/+3
2023-06-19Zvk: Implement Zvksh, vector SM3 Hash FunctionEric Gouriou2-0/+99
2023-06-19Zvk: Implement Zvksed, vector SM4 Block CipherEric Gouriou4-1/+140
2023-06-19Zvk: Implement Zvkned, vector AES single roundEric Gouriou11-0/+502
2023-06-19Zvk: Implement Zvknh[ab], NIST Suite: Vector SHA-2Eric Gouriou3-0/+186
2023-06-19Zvk: Implement Zvkg, Vector GCM/GMAC instructionEric Gouriou2-0/+70
2023-06-19Zvk: Implement Zvbc extension, vectory carryless multiplactionEric Gouriou4-0/+80
2023-06-19Zvk: Implement Zvbb, Vector Bit-manipulation for CryptographyEric Gouriou16-0/+239
2023-06-19Implement Zacas extension.Gianluca Guida3-0/+73
2023-06-18Remove Xbitmanip from instructions that belong to multiple extensionsAndrew Waterman14-30/+16
2023-06-18Remove instructions that belong only to XbitmanipAndrew Waterman45-347/+0
2023-06-06Merge pull request #1321 from plctlab/plct-bf16-devAndrew Waterman10-4/+34
2023-06-01dscr.ebreakh is now dcsr.ebreakv[su]Tim Newsome2-8/+12
2023-05-29Add flh/fsh/fmv_h_x/fmv_x_h instructions to Zvfbfmin/Zvfbfwma extensionsWeiwei Li4-4/+4
2023-05-29Add support for new instructions of Zvfbfwma extensionWeiwei Li2-0/+10
2023-05-29Add support for new instructions of Zvfbfmin extensionWeiwei Li2-0/+10
2023-05-29Add support for new instructions of Zfbfmin extensionWeiwei Li2-0/+10
2023-05-25Refactor set_privilege to subsume set_virtAndrew Waterman4-8/+4
2023-05-25Redo sret to put set_virt/set_privilege togetherScott Johnson1-3/+4
2023-05-25Implement dcsr.v and make DRET use itAndrew Waterman1-0/+1
2023-05-09Merge pull request #1357 from ptomsich/ptomsich/1312-fix-fcvtmod_w_d-exceptionsAndrew Waterman1-1/+3
2023-05-09Merge pull request #1356 from ptomsich/ptomsich/1355-fix-fleq-fltq-exceptionsAndrew Waterman8-0/+8
2023-05-09Zfa: fix missing set_fp_exceptions for fleq/fltqPhilipp Tomsich8-0/+8
2023-05-09Zfa: fix exception behaviour for fcvtmod.w.dPhilipp Tomsich1-1/+3
2023-05-09Zfa: fix bitpatterns for fli.q (entries 7, 18-25)Philipp Tomsich1-9/+9
2023-05-09Zfa: fli.q requires 'Q' not 'D'Philipp Tomsich1-1/+1
2023-05-09Merge pull request #1353 from ptomsich/ptomsich/1351-Zfa-fix-NX-fround-familyAndrew Waterman8-8/+8
2023-05-09Zfa: fix NX handling for the fround/froundnx familyPhilipp Tomsich8-8/+8
2023-04-15Fix comments error in vfncvt_*_w.hWeiwei Li4-4/+4
2023-04-15Remove unused parameter for macro in v_ext_macro.hWeiwei Li9-18/+0
2023-04-03Implement Zfa.Philipp Tomsich33-0/+420
2023-03-20Implement Smrnmi extensionAndrew Waterman1-0/+15
2023-02-21Remove redundant RVE related check in cm.mva01s and cm.mvsa01Weiwei Li2-6/+0
2023-02-21Add r1s != r2s check for cm.mvsa01Weiwei Li1-0/+1
2023-02-21Update fields name for sreg1/sreg2Weiwei Li2-6/+6
2023-01-31Zicond: implement Zicond (conditional integer operations)Philipp Tomsich2-0/+4
2022-12-05Merge pull request #1162 from riscv-software-src/sfenceAndrew Waterman2-3/+2
2022-12-05SFENCE.INVAL.IR and SFENCE.W.INVAL are illegal in [V]U modesAndrew Waterman1-0/+1
2022-12-05Simplify implementation of SFENCE.W.INVALAndrew Waterman1-3/+1
2022-11-28Merge pull request #1156 from plctlab/plct-zce-fixAndrew Waterman1-1/+1
2022-11-28Fix field extract for jvt.baseWeiwei Li1-1/+1
2022-11-21When resuming from debug mode, clear mstatus.MPRV if the new privilege mode i...YenHaoChen1-0/+2
2022-11-17add support for zcmtWeiwei Li1-0/+23
2022-11-17add support for zcmpWeiwei Li6-0/+50
2022-11-17add support for zcbWeiwei Li12-0/+30
2022-11-17add support for zca zcd and zcfWeiwei Li35-43/+39
2022-10-25Change remaining vector FP16 instructions to require ZvfhAndrew Waterman15-44/+44
2022-10-25Change SEW=16 vfncvt.f.f.w and vfwcvt.f.f.v to require ZvfhminAndrew Waterman2-12/+12
2022-10-19Template-ize storesAndrew Waterman13-15/+15
2022-10-19Template-ize loadsAndrew Waterman16-18/+18
generated by cgit v1.1 at 2024-09-27 11:25:00 +0000