aboutsummaryrefslogtreecommitdiff
AgeCommit message (Collapse)AuthorFilesLines
2024-04-29Merge pull request #1579 from tebartsch/plic-threshold-maskingAndrew Waterman1-0/+9
PLIC: Implement threshold masking
2024-04-29Merge pull request #1641 from xinyuwang-starfive/masterJerry Zhao4-9/+9
add hlvx pmp protect to fix issue 1557
2024-04-29add hlvx pmp protect to fix issue 1557xinyuwang-sifive4-9/+9
2024-04-28Merge pull request #1560 from SuHo-llrr/cfi-extAndrew Waterman24-11/+265
Support Zicfiss (shadow stack access) with CFI extension v0.4.0
2024-04-23Merge pull request #1650 from YenHaoChen/pr-imply-extAndrew Waterman1-0/+4
Make Zaamo + Zalrsc (Zba + Zbb + Zbs) imply A (B) in misa
2024-04-23Merge pull request #1649 from YenHaoChen/pr-bAndrew Waterman1-1/+1
Assert misa.B bit through --isa=...B...
2024-04-24Make Zba + Zbb + Zbs imply B in misaYenHaoChen1-0/+2
2024-04-24Make Zaamo + Zalrsc imply A in misaYenHaoChen1-0/+2
2024-04-24Implement misa.B bit through --isa=...B...YenHaoChen1-1/+1
2024-04-18Add Zicfiss extension from CFI extension, v0.4.0SuHsien Ho24-11/+265
1. Add EXT_ZICFISS for enable Zicfiss with zicfiss extension name. 2. Add new software exception with tval 3 for shadow stack. 3. Implement sspush_x1/sspush_x5/sspopchk_x1/sspopchk_x5/ssrdp/ssamoswap_w/ssamoswap_d. 4. Implement c_sspush_x1/c_sspopchk_x5 in c_lui.h which has same encoding. 5. Add new special access type ss_access in xlate_flags_t for checking special read/write permission in SS(Shadow Stack) page. 6. Add new ss_load/ss_store/ssamoswap to enable ss_access flag. 7. Check special pte(xwr=010) of SS page.
2024-04-17Merge pull request #1595 from Siudya/until-paddrAndrew Waterman1-2/+4
Interaction: Support until-mem operation on physical memory space
2024-04-08Merge pull request #1640 from YenHaoChen/pr-henvcfgAndrew Waterman2-0/+8
Ignore writes to henvcfg fields (PBMTE, STCE, and ADUE) when read-only 0
2024-04-09Ignore writes to henvcfg fields (PBMTE, STCE, and ADUE) when read-only 0YenHaoChen2-0/+8
The henvcfg fields, i.e., PBMTE, STCE, and ADUE, are read-only 0 when the corresponding bits in menvcfg are 0. Besides the reading behavior, the spec also specified the writing behavior, i.e., ignoring writes. This commit ignores writes to the henvcfg fields when read-only 0. Reference: https://github.com/riscv/riscv-isa-manual/issues/1312
2024-03-25Merge pull request #1632 from YenHaoChen/pr-scontextAndrew Waterman1-1/+1
Narrow scontext.data length to 32
2024-03-25Narrow scontext.data length to 32YenHaoChen1-1/+1
The commit provdes the change between debug spec 1.0.0-rc1 and 1.0.0-rc2 Reference: https://github.com/riscv/riscv-debug-spec/pull/981
2024-03-22Merge pull request #1631 from mylai-mtk/sys-readlinkatAndrew Waterman2-0/+15
Implement syscall readlinkat
2024-03-22Merge pull request #1630 from mylai-mtk/zicfilpAndrew Waterman1-1/+1
Allow software check exception to be delegated from M mode regardless of Zicfilp being enabled
2024-03-22Implement syscall readlinkatMing-Yi Lai2-0/+15
2024-03-22Allow software check exception to be delegated from M mode regardless of ↵Ming-Yi Lai1-1/+1
Zicfilp being enabled
2024-03-21Merge pull request #1582 from mylai-mtk/zicfilp-upstreamAndrew Waterman20-12/+140
Support Zicfilp
2024-03-12Merge pull request #1624 from rbuchner-aril/rbuchner/iss1623Andrew Waterman2-2/+5
Update vcompress.vm to not write vstart with 0 upon completion
2024-03-11Update vcompress.vm to not write vstart with 0 upon completionrbuchner2-2/+5
Vmcompress.vm requires vstart==0, so writing vstart with 0 is redundant. To do this, spin off VI_LOOP_END_BASE from VI_LOOP_END. VI_LOOP_END will contain VI_LOOP_END_BASE as well as a write of 0 to vstart. See #1623 for full discussion.
2024-03-07Merge pull request #1617 from arrv-sc/masterAndrew Waterman7-32/+165
workaround to support custom extensions that use standard prefixes
2024-03-07workaround to support custom extensions that use standard prefixesAlexander Romanov7-32/+165
RISC-V ISA states (21.1): "A standard-compatible global encoding can also use standard prefixes for non-standard extensions if the associated standard extensions are not included in the global encoding." Currently all the instructions (either from standard or custom extensions) are all being inserted into a single std::vector which is then being sorted. An instruction matching process performs linear search on that vector. The problem is that when a custom extension uses the same opcode as standard one (i.e. match and mask are equal to the standard counterparts) it is undefined which instruction will be picked. That is because in std::sort "The order of equal elements is not guaranteed to be preserved". That being said it is impossible to define custom extension (via customext) that would use the prefix of a disabled standard extension. In this change I separate custom and standard extensions in two separate std::vector's. By default we report an error if they have common elements (There're an additional processor_t constructor's argument that skips this check). If this error is disabled during instruction matching we first trying to find it among custom instructions. If it has been found the search is stopped and custom instruction is executed, otherwise we look for it among standard instructions. Overall this change does not completely fix the problem but at least makes it possible to use the feature of RISC-V ISA.
2024-03-06Zicfilp: Support delegating software check exception handlingMing-Yi Lai2-1/+3
2024-03-06Zicfilp: Preserve expected landing pad state on trapsMing-Yi Lai6-4/+26
2024-03-06Zicfilp: Support lpad instruction in disassemblerMing-Yi Lai1-0/+6
2024-03-06Zicfilp: Implement lpad insn behaviorMing-Yi Lai2-0/+10
2024-03-06Zicfilp: Check that the next insn is a lpad if ELP is LP_EXPECTEDMing-Yi Lai3-0/+19
2024-03-06Zicfilp: Add software_check(x) macro to throw a software check exceptionMing-Yi Lai2-0/+2
2024-03-06Zicfilp: Set ELP state when executing indirect jumpsMing-Yi Lai6-0/+35
2024-03-06Zicfilp: Add CSR fieldsMing-Yi Lai3-6/+28
2024-03-06Zicfilp: Add Zicfilp codes to riscv/encoding.hMing-Yi Lai2-1/+8
Regenerates riscv/encoding.h and declares the new lpad insn as an overlapping insn
2024-03-06Zicfilp: Add Zicfilp extension flagMing-Yi Lai2-0/+3
2024-03-03Merge pull request #1619 from riscv-software-src/ubuntu-22.04Andrew Waterman6-6/+8
Bump GitHub Actions runners to Ubuntu 22.04
2024-03-03Bump to Ubuntu 22.04Andrew Waterman2-2/+2
2024-03-03Explicitly capture "this" in lambdasAndrew Waterman1-2/+2
Suppresses a warning on newer compilers for -std=c++20.
2024-03-03Don't include subproject headers with -IAndrew Waterman3-2/+4
Use -iquote instead. This prevents our include paths from messing up the system headers depended upon by libstdc++. (The specific problem was syscall.h in fesvr/, which was interfering with libstdc++'s dependence on the system's syscall.h for SYS_futex.) Subproject headers can now be included in the following ways: #include "foo.h" // for a header local to this subproject #include <bar/baz.h>" // for a header in another subproject But no longer: #include <baz.h> // for a header in any subproject As a special case, libfdt needs itself to be added to the -I path, because their coding style is to use angle brackets for local headers.
2024-03-01Merge pull request #1583 from rbuchner-aril/rbuchner/designated-initializersJerry Zhao3-29/+17
Upgrade Spike to compile with c++2a and use designated initializers
2024-02-29Merge pull request #1615 from liuyu81/masterJerry Zhao1-1/+2
Fix help message to document `--device=<name>,<args>` usage by #1522
2024-02-29Fix help message to document `--device=<name>,<args>` usage by #1522LIU Yu1-1/+2
2024-02-19Merge pull request #1611 from KatCe/patch-1Andrew Waterman1-1/+1
Update README.md
2024-02-19Merge pull request #1602 from YenHaoChen/pr-c_luiAndrew Waterman1-1/+1
Fix c.mop.N decoding
2024-02-19Update README.mdKatharina1-1/+1
Add missing prerequisite libboost-regex-dev Signed-off-by: Katharina <KatCe@users.noreply.github.com>
2024-02-19Merge pull request #1610 from YenHaoChen/pr-wfiAndrew Waterman1-5/+3
Raise illegal instruction instead of virtual instruction on WFI when TW=1 and VTW=0 in VU-mode
2024-02-19Raise illegal instruction instead of virtual instruction on WFI when TW=1 in ↵YenHaoChen1-5/+3
VU-mode The previous implementation raises virtual instruction on WFI when TW=1 in VU-mode. According to the recent discussion, we expect an illegal instruction exception in this case. Reference: https://github.com/riscv/riscv-isa-manual/issues/1234
2024-02-16Fix c.mop.N decodingYenHaoChen1-1/+1
The c.mop.N only accepts rd={x1, x3, x5, x7, x9, x11, x13, x15}. The previous implemention incorrectly accepts additional rd={x17, x19, x21, x23, x25, x27, x29, x31}.
2024-02-14Merge pull request #1601 from riscv-software-src/ns16550-address-space-sizeAndrew Waterman1-0/+7
Reduce NS16550 address space size to one page
2024-02-14Reduce NS16550 address space size to one pageAndrew Waterman1-0/+7
..rather than unbounded, as it used to be. This led to the rather surprising issue #1600, where a part of the address space assumed to be vacant would allow a subset of accesses.
2024-02-11Support run until paddr changed to a certain valueliangsen1-2/+4