aboutsummaryrefslogtreecommitdiff
path: root/riscv/sim.cc
diff options
context:
space:
mode:
authorJerry Zhao <jerryz123@berkeley.edu>2022-10-14 11:31:21 -0700
committerAndrew Waterman <aswaterman@gmail.com>2022-10-14 15:37:39 -0700
commit7e8d1e6f29a0e6b9f8b1b65a88b5dc87c25a4f9a (patch)
treed57d96dac7923e5443029f2077c315f821e1dd0d /riscv/sim.cc
parent26c6795f2f72a369c5c192a5d53643b9558a2691 (diff)
downloadriscv-isa-sim-7e8d1e6f29a0e6b9f8b1b65a88b5dc87c25a4f9a.zip
riscv-isa-sim-7e8d1e6f29a0e6b9f8b1b65a88b5dc87c25a4f9a.tar.gz
riscv-isa-sim-7e8d1e6f29a0e6b9f8b1b65a88b5dc87c25a4f9a.tar.bz2
Support command-line configuration of number of pmpregions
Diffstat (limited to 'riscv/sim.cc')
-rw-r--r--riscv/sim.cc2
1 files changed, 1 insertions, 1 deletions
diff --git a/riscv/sim.cc b/riscv/sim.cc
index 0ef13b8..8a15560 100644
--- a/riscv/sim.cc
+++ b/riscv/sim.cc
@@ -303,7 +303,7 @@ void sim_t::make_dtb()
std::pair<reg_t, reg_t> initrd_bounds = cfg->initrd_bounds();
dts = make_dts(INSNS_PER_RTC_TICK, CPU_HZ,
initrd_bounds.first, initrd_bounds.second,
- cfg->bootargs(), procs, mems);
+ cfg->bootargs(), cfg->pmpregions, procs, mems);
dtb = dts_compile(dts);
}