aboutsummaryrefslogtreecommitdiff
path: root/riscv/riscv.ac
diff options
context:
space:
mode:
authorJerry Zhao <jerryz123@berkeley.edu>2023-12-11 15:57:13 -0800
committerGitHub <noreply@github.com>2023-12-11 15:57:13 -0800
commit4d8651be943ea706eb8dcb3443add2e7ccc117a6 (patch)
treec88d36f1afbc3c47fb35cbbc6bbc44065ce48716 /riscv/riscv.ac
parentf9cd7ee5cf1a05318cdd9545b4dd0d9e4d541e66 (diff)
parentf1c000837c6251e716463e6d70ef7e959fa2bfed (diff)
downloadriscv-isa-sim-4d8651be943ea706eb8dcb3443add2e7ccc117a6.zip
riscv-isa-sim-4d8651be943ea706eb8dcb3443add2e7ccc117a6.tar.gz
riscv-isa-sim-4d8651be943ea706eb8dcb3443add2e7ccc117a6.tar.bz2
Merge pull request #1313 from endeneer/fdt-parse-clint-sifive
riscv: sim.cc: Parse for "sifive,clint0" if "riscv,clint0" is absent
Diffstat (limited to 'riscv/riscv.ac')
0 files changed, 0 insertions, 0 deletions