aboutsummaryrefslogtreecommitdiff
path: root/riscv/insns/dret.h
diff options
context:
space:
mode:
authorTim Newsome <tim@sifive.com>2016-05-04 18:51:26 -0700
committerTim Newsome <tim@sifive.com>2016-05-23 12:12:12 -0700
commitdd233bc49946aa059b6ea9494b870d20076ce1b8 (patch)
treec873d001c46e7935258091b1a938da53d54bbfd6 /riscv/insns/dret.h
parent6ef848928a5e2d72d9b0aed66f669b7b9a80b49a (diff)
downloadriscv-isa-sim-dd233bc49946aa059b6ea9494b870d20076ce1b8.zip
riscv-isa-sim-dd233bc49946aa059b6ea9494b870d20076ce1b8.tar.gz
riscv-isa-sim-dd233bc49946aa059b6ea9494b870d20076ce1b8.tar.bz2
Single step appears to work.
Diffstat (limited to 'riscv/insns/dret.h')
-rw-r--r--riscv/insns/dret.h3
1 files changed, 3 insertions, 0 deletions
diff --git a/riscv/insns/dret.h b/riscv/insns/dret.h
index 6cfd1e2..35c19cb 100644
--- a/riscv/insns/dret.h
+++ b/riscv/insns/dret.h
@@ -4,3 +4,6 @@ p->set_privilege(STATE.dcsr.prv);
/* We're not in Debug Mode anymore. */
STATE.dcsr.cause = 0;
+
+if (STATE.dcsr.step)
+ STATE.single_step = STATE.STEP_STEPPING;