aboutsummaryrefslogtreecommitdiff
path: root/riscv/insns/div.h
diff options
context:
space:
mode:
authorAndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>2010-09-20 19:01:40 -0700
committerAndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>2010-09-20 19:01:40 -0700
commitcbefaf68c7cbef82567036513c072de04585faca (patch)
tree3e448540f1b4e0782aa37e319464c426f11e26f3 /riscv/insns/div.h
parent1583b7a9e256107094946fccb0d22541c9902225 (diff)
downloadriscv-isa-sim-cbefaf68c7cbef82567036513c072de04585faca.zip
riscv-isa-sim-cbefaf68c7cbef82567036513c072de04585faca.tar.gz
riscv-isa-sim-cbefaf68c7cbef82567036513c072de04585faca.tar.bz2
[xcc, sim] changed instruction format so imm12 subs for rs2
Diffstat (limited to 'riscv/insns/div.h')
-rw-r--r--riscv/insns/div.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/riscv/insns/div.h b/riscv/insns/div.h
index f0c2d2b..2d6edfc 100644
--- a/riscv/insns/div.h
+++ b/riscv/insns/div.h
@@ -1,2 +1,2 @@
require64;
-RC = sreg_t(RA) / sreg_t(RB);
+RDR = sreg_t(RS1) / sreg_t(RS2);