aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorVladimir Kondratiev <vladimir.kondratiev@mobileye.com>2026-02-23 16:55:02 +0200
committerAnup Patel <anup@brainfault.org>2026-02-25 18:49:03 +0530
commit8d1c21b38752301fc6c727eece45c15c663649b0 (patch)
treeb5f198feb6075f421c27ed883281c50725b61f7d
parentf07be546e5ec992fe7c766491a5403c8bc864ceb (diff)
downloadopensbi-master.zip
opensbi-master.tar.gz
opensbi-master.tar.bz2
platform: generic: eyeq7h: enable ECC on L1 cacheHEADmaster
Signed-off-by: Vladimir Kondratiev <vladimir.kondratiev@mobileye.com> Link: https://lore.kernel.org/r/20260223-for-upstream-eyeq7h-v3-23-621d004d1a21@mobileye.com Signed-off-by: Anup Patel <anup@brainfault.org>
-rw-r--r--platform/generic/mips/eyeq7h.c2
1 files changed, 2 insertions, 0 deletions
diff --git a/platform/generic/mips/eyeq7h.c b/platform/generic/mips/eyeq7h.c
index f09ec5f..242cbb3 100644
--- a/platform/generic/mips/eyeq7h.c
+++ b/platform/generic/mips/eyeq7h.c
@@ -436,6 +436,8 @@ static int eyeq7h_nascent_init(void)
/* Per hart set up */
/* Enable AMO and RDTIME illegal instruction exceptions. */
csr_set(CSR_MIPSCONFIG6, (1<<2)|(1<<1));
+ /* enable ECC for L1 I/D and FTLB */
+ csr_set(CSR_MIPSERRCTL, MIPSERRCTL_PE);
return 0;
}