aboutsummaryrefslogtreecommitdiff
path: root/riscv
AgeCommit message (Expand)AuthorFilesLines
2023-04-04Add cache statistics print on demandJakub Palider1-0/+4
2023-04-03Implement Zfa.Philipp Tomsich36-0/+468
2023-04-03encoding.h: regeneratePhilipp Tomsich1-1/+157
2023-03-30Fix --bootargs default value in spike usage help() functionJulien Olivain2-2/+3
2023-03-29Stop unconditionally adding zicntr_zihpm to extensionsJerry Zhao1-4/+2
2023-03-29Support zihpm && !zicntrJerry Zhao1-2/+2
2023-03-29Set counteren_mask properly when !(zihpm && zicntr)Jerry Zhao1-1/+1
2023-03-27Add zicntr_zihpm to DEFAULT_ISAJerry Zhao1-2/+2
2023-03-23Add processor_t::is_waiting_for_interrupt accessorJerry Zhao1-0/+2
2023-03-23interactive: Improve ctrlc responsivenessJerry Zhao1-4/+7
2023-03-20Implement Smrnmi extensionAndrew Waterman9-3/+68
2023-03-16Make MPRV logic consistent; factor it outAndrew Waterman2-2/+9
2023-03-16Update encoding.h for Smrnmi CSR and opcode definitionsAndrew Waterman1-40/+16
2023-03-16Fix the relationship between Zce and ZcfWeiwei Li1-1/+1
2023-03-09Use simif_t instead of sim_t for clint/plicScott Johnson3-8/+8
2023-03-09Switch debug_module to use simif_t instead of sim_tScott Johnson2-5/+6
2023-03-09Move debug_mmu used by debug_module up to simif_tScott Johnson2-2/+2
2023-03-09Move methods used by debug_module/clint/plic up to simif_tScott Johnson2-3/+11
2023-03-08Add virtual/override to sim_t declarationsScott Johnson1-12/+12
2023-03-07Fix ctrl-c responsiveness when running-silent in interactive modeJerry Zhao1-1/+1
2023-03-06Merge pull request #1268 from riscv-software-src/more-plic-fixesAndrew Waterman4-21/+40
2023-03-04Don't issue misaligned or non-power-of-2 MMIO accessesScott Johnson2-7/+25
2023-03-03Fix misaligned accesses to clint's msip regsScott Johnson1-5/+7
2023-03-03Improve plic_context_t initialization styleAndrew Waterman1-9/+8
2023-03-02Merge pull request #1251 from plctlab/plct-zc-update-v1.0.3Andrew Waterman5-14/+16
2023-03-02Merge pull request #1267 from scottj97/clint-initialize-mtipAndrew Waterman1-0/+1
2023-03-02Merge pull request #1266 from riscv-software-src/fix-o0-compileAndrew Waterman1-0/+2
2023-03-02Initialize MTIP at resetScott Johnson1-0/+1
2023-03-02Define sim_t::INTERLEAVE so that it can be accessed by referenceAndrew Waterman1-0/+2
2023-03-01Support discontiguous hart IDs in CLINTAndrew Waterman3-34/+51
2023-03-01Fix PLIC on big-endian hostsAndrew Waterman2-3/+26
2023-03-01Remove unnecessary conditional in plic_t::loadAndrew Waterman1-3/+1
2023-03-01Correctly instantiate PLIC contexts for mixed-hart targetsAndrew Waterman3-7/+11
2023-03-01Refactor plic_t and plic_context_t initializationAndrew Waterman2-18/+10
2023-02-28Remove unused plic_context_t::num fieldAndrew Waterman2-2/+0
2023-02-28Remove unused plic_t::procs fieldAndrew Waterman2-2/+1
2023-02-28Merge pull request #1259 from WadeGao/perf/wadegao_plic_num_id_words_init_log...Andrew Waterman1-6/+3
2023-02-28Merge pull request #1246 from riscv-software-src/hartidsAndrew Waterman5-84/+68
2023-02-27Make debug module tolerant of discontiguous hart IDsAndrew Waterman2-82/+59
2023-02-27Add cfg_t::max_hartid accessorAndrew Waterman1-0/+1
2023-02-27Add sim_t::get_harts and sim_t::get_cfg accessorsAndrew Waterman2-0/+6
2023-02-27Use size_t, rather than int, for hartidsAndrew Waterman1-2/+2
2023-02-27Return periodically from interactive_run and interactive_untilAndrew Waterman1-4/+13
2023-02-27Add ability to partially complete and resume interactive routinesAndrew Waterman2-0/+10
2023-02-27Return from sim_t::interactive() when there's no more inputAndrew Waterman1-1/+1
2023-02-22optimize `num_ids_word` init logic;Wade1-6/+3
2023-02-21Remove redundant RVE related check in cm.mva01s and cm.mvsa01Weiwei Li2-6/+0
2023-02-21Add r1s != r2s check for cm.mvsa01Weiwei Li1-0/+1
2023-02-21Update fields name for sreg1/sreg2Weiwei Li4-10/+10
2023-02-21Add support for 'zce' in isa stringWeiwei Li1-0/+7
generated by cgit v1.1 at 2024-08-16 06:42:34 +0000