aboutsummaryrefslogtreecommitdiff
path: root/riscv
AgeCommit message (Expand)AuthorFilesLines
2023-02-20Rename host_pte_paddr to host_pte_addrScott Johnson1-6/+6
2023-02-18fix unintentionally plic context update when `val > max_prio` and `offset == ...Wade1-3/+4
2023-02-15Disable Zvfh when Zfhmin is disabledWeiwei Li1-1/+1
2023-02-15Disable Zvfh{min} when misa.V is clearedWeiwei Li1-0/+2
2023-02-15Disable Zfh{min} when misa.F is clearedWeiwei Li1-0/+2
2023-02-13Do not ignore tdata1 writes unless they really would set dmode=1Scott Johnson1-4/+4
2023-02-13Defer init of type/tdata2/tdata3 until neededScott Johnson1-3/+3
2023-02-07Merge pull request #1245 from riscv-software-src/misa-c-writableAndrew Waterman4-8/+41
2023-02-06Support dynamically disabling misa.C once againAndrew Waterman1-2/+15
2023-02-06Make JVT CSR definition account for dynamically disabling ZcmtAndrew Waterman2-1/+4
2023-02-06Add infrastructure to dynamically disable multi-letter extensionsWeiwei Li3-5/+22
2023-02-06Avoid magic number in dts generation's default pmpgranularityJerry Zhao1-1/+1
2023-02-06Skip all dts/dtb-related steps if !dtb_enabledJerry Zhao1-0/+4
2023-02-06Use sv57 paging for rv64 configurationsJerry Zhao1-1/+1
2023-02-06Set cfg-provided processor_t.pmp_num before parsing the dtbJerry Zhao1-1/+1
2023-02-06Don't reset sim_t if there is no dts for get_dtsJerry Zhao1-1/+1
2023-02-06Pass dtb_file directly to make_dtbJerry Zhao2-8/+6
2023-02-04Use relative path for fesvr/byteorder.h in mmu.hJerry Zhao1-1/+1
2023-02-04Remove decode_macros.h from disasm.hJerry Zhao4-1/+5
2023-02-04Add disasm/extension/rocc.h to installed headersJerry Zhao1-0/+3
2023-02-04Remove dependency on decode_macros in rocc.hJerry Zhao1-6/+9
2023-02-04Fix insn_desc_t formation on push_custom_insnJerry Zhao1-1/+6
2023-01-31Zicond: implement Zicond (conditional integer operations)Philipp Tomsich5-0/+12
2023-01-31Update encoding.h for Zicond opcodesAndrew Waterman1-2/+81
2023-01-30triggers: optimize icount_t::icount_check_needed()YenHaoChen1-1/+1
2023-01-30triggers: add detect_icount_match()YenHaoChen3-6/+65
2023-01-30triggers: force to slow path with icount triggersYenHaoChen4-2/+9
2023-01-30triggers: add icount_t and update tinfoYenHaoChen2-0/+52
2023-01-30triggers: if match triggers with both breakpoint exception and entering D-mod...YenHaoChen1-6/+8
2023-01-30triggers: refactor: use CSR_TDATA1_TYPE_MCONTROL6 instead of number 6YenHaoChen1-1/+1
2023-01-27Remove dirty_enabled from cfg_tAaron Durbin2-5/+0
2023-01-27Use Svadu control bits to drive A/D updatesAaron Durbin1-2/+4
2023-01-27Enable Svadu control bits in menvcfg and henvcfgAaron Durbin2-1/+4
2023-01-27Add Svadu CSR bit definitionsAaron Durbin1-2/+6
2023-01-27Add Svadu Extension Parsing to ISA ParserAaron Durbin2-0/+3
2023-01-19Improve PMP number/granularity error messagesAndrew Waterman1-3/+4
2023-01-19Perform pmpregions input validation in only one placeAndrew Waterman1-14/+4
2023-01-19Support all 64 PMP registersAndrew Waterman1-1/+1
2023-01-18Instantiate tdata/tinfo as const csrs when trigger_count == 0Jerry Zhao3-8/+12
2023-01-18Add trigger_count field to cfg_tJerry Zhao2-3/+6
2023-01-13Simplify isa_parser_t::extension_enabledAndrew Waterman1-4/+1
2023-01-13Keep max_isa and extension_table in sync in exactly one placeAndrew Waterman1-22/+18
2023-01-13Use more appropriate data structure for extension_tableAndrew Waterman2-3/+2
2023-01-13Lift artificial limit of 191 extensionsAndrew Waterman3-1/+11
2023-01-13Merge pull request #1214 from YenHaoChen/pr-legalize-timingScott Johnson2-16/+22
2023-01-13triggers: refactor: use static and remove const for legalize_action()YenHaoChen2-2/+2
2023-01-13triggers: refactor: use static and remove const for legalize_match()YenHaoChen2-2/+2
2023-01-13triggers: refactor: remove legalization_action()'s dependency on dmodeYenHaoChen2-7/+8
2023-01-13triggers: legalize timing=1(after) for load data triggerYenHaoChen2-4/+7
2023-01-12Merge pull request #1225 from riscv-software-src/no-threadsAndrew Waterman2-31/+14
generated by cgit v1.1 at 2024-08-16 09:26:55 +0000