aboutsummaryrefslogtreecommitdiff
path: root/arch/arm/dts/zynq-zc770-xm010.dts
diff options
context:
space:
mode:
authorTom Rini <trini@konsulko.com>2023-11-07 10:36:23 -0500
committerTom Rini <trini@konsulko.com>2023-11-07 10:36:23 -0500
commite17d174773e9ba9447596708e702b7382e47a6cf (patch)
treeef27022ead88cb3d66df0eeed8df06035d223b80 /arch/arm/dts/zynq-zc770-xm010.dts
parent37229edccca13ea47e44865aaafd17890f9148b2 (diff)
parent37f500d711ec1f6b25189c1f6022ffe5e70a38ab (diff)
downloadu-boot-WIP/07Nov2023.zip
u-boot-WIP/07Nov2023.tar.gz
u-boot-WIP/07Nov2023.tar.bz2
Merge tag 'xilinx-for-v2024.01-rc3' of https://source.denx.de/u-boot/custodians/u-boot-microblazeWIP/07Nov2023
Xilinx changes for v2024.01-rc3 xilinx: - Disable lock in mini spi configurations zynq: - DTS syncups - Kconfig updates zynqmp: - DTS syncups - Kconfig fixups versal: - Make 30MHz as default freq for spi versal net: - Enable ADMA for mmc serial: - Read baudrate from DT spi: - Put spi lock under one Kconfig - Support 64bit addresses in cadance_ospi - zynqmp_gqspi - change logging support firmware: - Handle errors in zynqmp_pm_feature() include: - Sync vsc8531 dt binding with kernel
Diffstat (limited to 'arch/arm/dts/zynq-zc770-xm010.dts')
-rw-r--r--arch/arm/dts/zynq-zc770-xm010.dts25
1 files changed, 25 insertions, 0 deletions
diff --git a/arch/arm/dts/zynq-zc770-xm010.dts b/arch/arm/dts/zynq-zc770-xm010.dts
index 17680d7..199384b 100644
--- a/arch/arm/dts/zynq-zc770-xm010.dts
+++ b/arch/arm/dts/zynq-zc770-xm010.dts
@@ -69,6 +69,31 @@
spi-tx-bus-width = <1>;
spi-rx-bus-width = <4>;
spi-max-frequency = <50000000>;
+ partitions {
+ compatible = "fixed-partitions";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ partition@0 {
+ label = "qspi-fsbl-uboot";
+ reg = <0x0 0x100000>;
+ };
+ partition@100000 {
+ label = "qspi-linux";
+ reg = <0x100000 0x500000>;
+ };
+ partition@600000 {
+ label = "qspi-device-tree";
+ reg = <0x600000 0x20000>;
+ };
+ partition@620000 {
+ label = "qspi-rootfs";
+ reg = <0x620000 0x5e0000>;
+ };
+ partition@c00000 {
+ label = "qspi-bitstream";
+ reg = <0xc00000 0x400000>;
+ };
+ };
};
};