1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
|
/* Copyright 2013-2016 IBM Corp.
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
* implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
#include <skiboot.h>
#include <fsp.h>
#include <fsp-sysparam.h>
#include <psi.h>
#include <chiptod.h>
#include <nx.h>
#include <cpu.h>
#include <processor.h>
#include <xscom.h>
#include <opal.h>
#include <opal-msg.h>
#include <elf.h>
#include <io.h>
#include <cec.h>
#include <device.h>
#include <pci.h>
#include <lpc.h>
#include <i2c.h>
#include <chip.h>
#include <interrupts.h>
#include <mem_region.h>
#include <trace.h>
#include <console.h>
#include <fsi-master.h>
#include <centaur.h>
#include <libfdt/libfdt.h>
#include <timer.h>
#include <ipmi.h>
#include <sensor.h>
#include <xive.h>
#include <nvram.h>
#include <libstb/stb.h>
#include <libstb/container.h>
enum proc_gen proc_gen;
static uint64_t kernel_entry;
static size_t kernel_size;
static bool kernel_32bit;
/* We backup the previous vectors here before copying our own */
static uint8_t old_vectors[0x2000];
#ifdef SKIBOOT_GCOV
void skiboot_gcov_done(void);
#endif
struct debug_descriptor debug_descriptor = {
.eye_catcher = "OPALdbug",
.version = DEBUG_DESC_VERSION,
.state_flags = 0,
.memcons_phys = (uint64_t)&memcons,
.trace_mask = 0, /* All traces disabled by default */
#ifdef DEBUG
.console_log_levels = (PR_DEBUG << 4) | PR_DEBUG,
#else
.console_log_levels = (PR_DEBUG << 4) | PR_NOTICE,
#endif
};
static bool try_load_elf64_le(struct elf_hdr *header)
{
struct elf64_hdr *kh = (struct elf64_hdr *)header;
uint64_t load_base = (uint64_t)kh;
struct elf64_phdr *ph;
unsigned int i;
printf("INIT: 64-bit LE kernel discovered\n");
/* Look for a loadable program header that has our entry in it
*
* Note that we execute the kernel in-place, we don't actually
* obey the load informations in the headers. This is expected
* to work for the Linux Kernel because it's a fairly dumb ELF
* but it will not work for any ELF binary.
*/
ph = (struct elf64_phdr *)(load_base + le64_to_cpu(kh->e_phoff));
for (i = 0; i < le16_to_cpu(kh->e_phnum); i++, ph++) {
if (le32_to_cpu(ph->p_type) != ELF_PTYPE_LOAD)
continue;
if (le64_to_cpu(ph->p_vaddr) > le64_to_cpu(kh->e_entry) ||
(le64_to_cpu(ph->p_vaddr) + le64_to_cpu(ph->p_memsz)) <
le64_to_cpu(kh->e_entry))
continue;
/* Get our entry */
kernel_entry = le64_to_cpu(kh->e_entry) -
le64_to_cpu(ph->p_vaddr) + le64_to_cpu(ph->p_offset);
break;
}
if (!kernel_entry) {
prerror("INIT: Failed to find kernel entry !\n");
return false;
}
kernel_entry += load_base;
kernel_32bit = false;
kernel_size = le64_to_cpu(kh->e_shoff) +
(le16_to_cpu(kh->e_shentsize) * le16_to_cpu(kh->e_shnum));
printf("INIT: 64-bit kernel entry at 0x%llx, size 0x%lx\n",
kernel_entry, kernel_size);
return true;
}
static bool try_load_elf64(struct elf_hdr *header)
{
struct elf64_hdr *kh = (struct elf64_hdr *)header;
uint64_t load_base = (uint64_t)kh;
struct elf64_phdr *ph;
struct elf64_shdr *sh;
unsigned int i;
/* Check it's a ppc64 LE ELF */
if (kh->ei_ident == ELF_IDENT &&
kh->ei_data == ELF_DATA_LSB &&
kh->e_machine == le16_to_cpu(ELF_MACH_PPC64)) {
return try_load_elf64_le(header);
}
/* Check it's a ppc64 ELF */
if (kh->ei_ident != ELF_IDENT ||
kh->ei_data != ELF_DATA_MSB ||
kh->e_machine != ELF_MACH_PPC64) {
prerror("INIT: Kernel doesn't look like an ppc64 ELF\n");
return false;
}
/* Look for a loadable program header that has our entry in it
*
* Note that we execute the kernel in-place, we don't actually
* obey the load informations in the headers. This is expected
* to work for the Linux Kernel because it's a fairly dumb ELF
* but it will not work for any ELF binary.
*/
ph = (struct elf64_phdr *)(load_base + kh->e_phoff);
for (i = 0; i < kh->e_phnum; i++, ph++) {
if (ph->p_type != ELF_PTYPE_LOAD)
continue;
if (ph->p_vaddr > kh->e_entry ||
(ph->p_vaddr + ph->p_memsz) < kh->e_entry)
continue;
/* Get our entry */
kernel_entry = kh->e_entry - ph->p_vaddr + ph->p_offset;
break;
}
if (!kernel_entry) {
prerror("INIT: Failed to find kernel entry !\n");
return false;
}
/* For the normal big-endian ELF ABI, the kernel entry points
* to a function descriptor in the data section. Linux instead
* has it point directly to code. Test whether it is pointing
* into an executable section or not to figure this out. Default
* to assuming it obeys the ABI.
*/
sh = (struct elf64_shdr *)(load_base + kh->e_shoff);
for (i = 0; i < kh->e_shnum; i++, sh++) {
if (sh->sh_addr <= kh->e_entry &&
(sh->sh_addr + sh->sh_size) > kh->e_entry)
break;
}
if (i == kh->e_shnum || !(sh->sh_flags & ELF_SFLAGS_X)) {
kernel_entry = *(uint64_t *)(kernel_entry + load_base);
kernel_entry = kernel_entry - ph->p_vaddr + ph->p_offset;
}
kernel_entry += load_base;
kernel_32bit = false;
kernel_size = kh->e_shoff + (kh->e_shentsize * kh->e_shnum);
printf("INIT: 64-bit kernel entry at 0x%llx, size 0x%lx\n",
kernel_entry, kernel_size);
return true;
}
static bool try_load_elf32_le(struct elf_hdr *header)
{
struct elf32_hdr *kh = (struct elf32_hdr *)header;
uint64_t load_base = (uint64_t)kh;
struct elf32_phdr *ph;
unsigned int i;
printf("INIT: 32-bit LE kernel discovered\n");
/* Look for a loadable program header that has our entry in it
*
* Note that we execute the kernel in-place, we don't actually
* obey the load informations in the headers. This is expected
* to work for the Linux Kernel because it's a fairly dumb ELF
* but it will not work for any ELF binary.
*/
ph = (struct elf32_phdr *)(load_base + le32_to_cpu(kh->e_phoff));
for (i = 0; i < le16_to_cpu(kh->e_phnum); i++, ph++) {
if (le32_to_cpu(ph->p_type) != ELF_PTYPE_LOAD)
continue;
if (le32_to_cpu(ph->p_vaddr) > le32_to_cpu(kh->e_entry) ||
(le32_to_cpu(ph->p_vaddr) + le32_to_cpu(ph->p_memsz)) <
le32_to_cpu(kh->e_entry))
continue;
/* Get our entry */
kernel_entry = le32_to_cpu(kh->e_entry) -
le32_to_cpu(ph->p_vaddr) + le32_to_cpu(ph->p_offset);
break;
}
if (!kernel_entry) {
prerror("INIT: Failed to find kernel entry !\n");
return false;
}
kernel_entry += load_base;
kernel_32bit = true;
printf("INIT: 32-bit kernel entry at 0x%llx\n", kernel_entry);
return true;
}
static bool try_load_elf32(struct elf_hdr *header)
{
struct elf32_hdr *kh = (struct elf32_hdr *)header;
uint64_t load_base = (uint64_t)kh;
struct elf32_phdr *ph;
unsigned int i;
/* Check it's a ppc32 LE ELF */
if (header->ei_ident == ELF_IDENT &&
header->ei_data == ELF_DATA_LSB &&
header->e_machine == le16_to_cpu(ELF_MACH_PPC32)) {
return try_load_elf32_le(header);
}
/* Check it's a ppc32 ELF */
if (header->ei_ident != ELF_IDENT ||
header->ei_data != ELF_DATA_MSB ||
header->e_machine != ELF_MACH_PPC32) {
prerror("INIT: Kernel doesn't look like an ppc32 ELF\n");
return false;
}
/* Look for a loadable program header that has our entry in it
*
* Note that we execute the kernel in-place, we don't actually
* obey the load informations in the headers. This is expected
* to work for the Linux Kernel because it's a fairly dumb ELF
* but it will not work for any ELF binary.
*/
ph = (struct elf32_phdr *)(load_base + kh->e_phoff);
for (i = 0; i < kh->e_phnum; i++, ph++) {
if (ph->p_type != ELF_PTYPE_LOAD)
continue;
if (ph->p_vaddr > kh->e_entry ||
(ph->p_vaddr + ph->p_memsz) < kh->e_entry)
continue;
/* Get our entry */
kernel_entry = kh->e_entry - ph->p_vaddr + ph->p_offset;
break;
}
if (!kernel_entry) {
prerror("INIT: Failed to find kernel entry !\n");
return false;
}
kernel_entry += load_base;
kernel_32bit = true;
printf("INIT: 32-bit kernel entry at 0x%llx\n", kernel_entry);
return true;
}
extern char __builtin_kernel_start[];
extern char __builtin_kernel_end[];
extern uint64_t boot_offset;
static size_t initramfs_size;
bool start_preload_kernel(void)
{
int loaded;
/* Try to load an external kernel payload through the platform hooks */
kernel_size = KERNEL_LOAD_SIZE;
loaded = start_preload_resource(RESOURCE_ID_KERNEL,
RESOURCE_SUBID_NONE,
KERNEL_LOAD_BASE,
&kernel_size);
if (loaded != OPAL_SUCCESS) {
printf("INIT: platform start load kernel failed\n");
kernel_size = 0;
return false;
}
initramfs_size = INITRAMFS_LOAD_SIZE;
loaded = start_preload_resource(RESOURCE_ID_INITRAMFS,
RESOURCE_SUBID_NONE,
INITRAMFS_LOAD_BASE, &initramfs_size);
if (loaded != OPAL_SUCCESS) {
printf("INIT: platform start load initramfs failed\n");
initramfs_size = 0;
return false;
}
return true;
}
static bool load_kernel(void)
{
void* stb_container = NULL;
struct elf_hdr *kh;
int loaded;
bool do_stb = false;
prlog(PR_NOTICE, "INIT: Waiting for kernel...\n");
loaded = wait_for_resource_loaded(RESOURCE_ID_KERNEL,
RESOURCE_SUBID_NONE);
if (loaded != OPAL_SUCCESS) {
printf("INIT: platform wait for kernel load failed\n");
kernel_size = 0;
}
/* Try embedded kernel payload */
if (!kernel_size) {
kernel_size = __builtin_kernel_end - __builtin_kernel_start;
if (kernel_size) {
/* Move the built-in kernel up */
uint64_t builtin_base =
((uint64_t)__builtin_kernel_start) -
SKIBOOT_BASE + boot_offset;
printf("Using built-in kernel\n");
memmove(KERNEL_LOAD_BASE, (void*)builtin_base,
kernel_size);
do_stb = true;
}
}
if (dt_has_node_property(dt_chosen, "kernel-base-address", NULL)) {
kernel_entry = dt_prop_get_u64(dt_chosen,
"kernel-base-address");
printf("INIT: Kernel image at 0x%llx\n",kernel_entry);
kh = (struct elf_hdr *)kernel_entry;
/*
* If the kernel is at 0, restore it as it was overwritten
* by our vectors.
*/
if (kernel_entry < 0x2000) {
cpu_set_pm_enable(false);
memcpy(NULL, old_vectors, 0x2000);
}
do_stb = true;
stb_container = kh; /* probably incorrect */
} else {
if (!kernel_size) {
printf("INIT: Assuming kernel at %p\n",
KERNEL_LOAD_BASE);
/* Hack for STB in Mambo, assume at least 4kb in mem */
kernel_size = SECURE_BOOT_HEADERS_SIZE;
do_stb = true;
}
kh = (struct elf_hdr *) (KERNEL_LOAD_BASE);
if (stb_is_container(KERNEL_LOAD_BASE, kernel_size)) {
stb_container = kh;
kh = (struct elf_hdr *) (KERNEL_LOAD_BASE + SECURE_BOOT_HEADERS_SIZE);
}
}
printf("INIT: Kernel loaded, size: %zu bytes (0 = unknown preload)\n",
kernel_size);
if (kh->ei_ident != ELF_IDENT) {
printf("INIT: ELF header not found. Assuming raw binary.\n");
return true;
}
if (kh->ei_class == ELF_CLASS_64) {
if (!try_load_elf64(kh))
return false;
} else if (kh->ei_class == ELF_CLASS_32) {
if (!try_load_elf32(kh))
return false;
} else {
printf("INIT: Neither ELF32 not ELF64 ?\n");
return false;
}
if (do_stb)
{
sb_verify(RESOURCE_ID_KERNEL, stb_container,
kernel_size + SECURE_BOOT_HEADERS_SIZE);
tb_measure(RESOURCE_ID_KERNEL, stb_container,
kernel_size + SECURE_BOOT_HEADERS_SIZE);
}
/*
* Verify and measure the retrieved PNOR partition as part of the
* secure boot and trusted boot requirements
*/
stb_final();
return true;
}
static void load_initramfs(void)
{
int loaded;
loaded = wait_for_resource_loaded(RESOURCE_ID_INITRAMFS,
RESOURCE_SUBID_NONE);
if (loaded != OPAL_SUCCESS || !initramfs_size)
return;
dt_check_del_prop(dt_chosen, "linux,initrd-start");
dt_check_del_prop(dt_chosen, "linux,initrd-end");
printf("INIT: Initramfs loaded, size: %zu bytes\n", initramfs_size);
dt_add_property_u64(dt_chosen, "linux,initrd-start",
(uint64_t)INITRAMFS_LOAD_BASE);
dt_add_property_u64(dt_chosen, "linux,initrd-end",
(uint64_t)INITRAMFS_LOAD_BASE + initramfs_size);
}
int64_t mem_dump_free(void);
void *fdt;
void __noreturn load_and_boot_kernel(bool is_reboot)
{
const struct dt_property *memprop;
const char *cmdline;
uint64_t mem_top;
memprop = dt_find_property(dt_root, DT_PRIVATE "maxmem");
if (memprop)
mem_top = (u64)dt_property_get_cell(memprop, 0) << 32
| dt_property_get_cell(memprop, 1);
else /* XXX HB hack, might want to calc it */
mem_top = 0x40000000;
op_display(OP_LOG, OP_MOD_INIT, 0x000A);
if (platform.exit)
platform.exit();
/* Load kernel LID */
if (!load_kernel()) {
op_display(OP_FATAL, OP_MOD_INIT, 1);
abort();
}
load_initramfs();
ipmi_set_fw_progress_sensor(IPMI_FW_OS_BOOT);
if (!is_reboot) {
/* We wait for the nvram read to complete here so we can
* grab stuff from there such as the kernel arguments
*/
fsp_nvram_wait_open();
/* Wait for FW VPD data read to complete */
fsp_code_update_wait_vpd(true);
} else
nvram_reinit();
fsp_console_select_stdout();
/*
* OCC takes few secs to boot. Call this as late as
* as possible to avoid delay.
*/
occ_pstates_init();
/* Use nvram bootargs over device tree */
cmdline = nvram_query("bootargs");
if (cmdline) {
dt_check_del_prop(dt_chosen, "bootargs");
dt_add_property_string(dt_chosen, "bootargs", cmdline);
}
op_display(OP_LOG, OP_MOD_INIT, 0x000B);
/* Create the device tree blob to boot OS. */
fdt = create_dtb(dt_root, false);
if (!fdt) {
op_display(OP_FATAL, OP_MOD_INIT, 2);
abort();
}
op_display(OP_LOG, OP_MOD_INIT, 0x000C);
/* Start the kernel */
if (!is_reboot)
op_panel_disable_src_echo();
/* Clear SRCs on the op-panel when Linux starts */
op_panel_clear_src();
cpu_give_self_os();
mem_dump_free();
/* Take processours out of nap */
cpu_set_pm_enable(false);
printf("INIT: Starting kernel at 0x%llx, fdt at %p (size 0x%x)\n",
kernel_entry, fdt, fdt_totalsize(fdt));
debug_descriptor.state_flags |= OPAL_BOOT_COMPLETE;
fdt_set_boot_cpuid_phys(fdt, this_cpu()->pir);
if (kernel_32bit)
start_kernel32(kernel_entry, fdt, mem_top);
start_kernel(kernel_entry, fdt, mem_top);
}
static void dt_fixups(void)
{
struct dt_node *n;
struct dt_node *primary_lpc = NULL;
/* lpc node missing #address/size cells. Also pick one as
* primary for now (TBD: How to convey that from HB)
*/
dt_for_each_compatible(dt_root, n, "ibm,power8-lpc") {
if (!primary_lpc || dt_has_node_property(n, "primary", NULL))
primary_lpc = n;
if (dt_has_node_property(n, "#address-cells", NULL))
break;
dt_add_property_cells(n, "#address-cells", 2);
dt_add_property_cells(n, "#size-cells", 1);
dt_add_property_strings(n, "status", "ok");
}
/* Missing "primary" property in LPC bus */
if (primary_lpc && !dt_has_node_property(primary_lpc, "primary", NULL))
dt_add_property(primary_lpc, "primary", NULL, 0);
/* Missing "scom-controller" */
dt_for_each_compatible(dt_root, n, "ibm,xscom") {
if (!dt_has_node_property(n, "scom-controller", NULL))
dt_add_property(n, "scom-controller", NULL, 0);
}
}
static void add_arch_vector(void)
{
/**
* vec5 = a PVR-list : Number-of-option-vectors :
* option-vectors[Number-of-option-vectors + 1]
*/
uint8_t vec5[] = {0x05, 0x00, 0x00, 0x00, 0x00, 0x80, 0x00};
if (dt_has_node_property(dt_chosen, "ibm,architecture-vec-5", NULL))
return;
dt_add_property(dt_chosen, "ibm,architecture-vec-5",
vec5, sizeof(vec5));
}
static void dt_init_misc(void)
{
/* Check if there's a /chosen node, if not, add one */
dt_chosen = dt_find_by_path(dt_root, "/chosen");
if (!dt_chosen)
dt_chosen = dt_new(dt_root, "chosen");
assert(dt_chosen);
/* Add IBM architecture vectors if needed */
add_arch_vector();
/* Add the "OPAL virtual ICS*/
add_ics_node();
/* Additional fixups. TODO: Move into platform */
dt_fixups();
}
static void branch_null(void)
{
assert_fail("Branch to NULL !");
}
typedef void (*ctorcall_t)(void);
static void __nomcount do_ctors(void)
{
extern ctorcall_t __ctors_start[], __ctors_end[];
ctorcall_t *call;
for (call = __ctors_start; call < __ctors_end; call++)
(*call)();
}
static void setup_branch_null_catcher(void)
{
void (*bn)(void) = branch_null;
/*
* FIXME: This copies the function descriptor (16 bytes) for
* ABI v1 (ie. big endian). This will be broken if we ever
* move to ABI v2 (ie little endian)
*/
memcpy(0, bn, 16);
}
void setup_reset_vector(void)
{
uint32_t *src, *dst;
/* Copy the reset code over the entry point. */
src = &reset_patch_start;
dst = (uint32_t *)0x100;
while(src < &reset_patch_end)
*(dst++) = *(src++);
}
void copy_exception_vectors(void)
{
/* Backup previous vectors as this could contain a kernel
* image.
*/
memcpy(old_vectors, NULL, 0x2000);
/* Copy from 0x100 to 0x2000, avoid below 0x100 as this is
* the boot flag used by CPUs still potentially entering
* skiboot.
*/
BUILD_ASSERT((&reset_patch_end - &reset_patch_start) < 0x1f00);
memcpy((void *)0x100, (void *)(SKIBOOT_BASE + 0x100), 0x1f00);
sync_icache();
}
static void per_thread_sanity_checks(void)
{
struct cpu_thread *cpu = this_cpu();
/**
* @fwts-label NonZeroHRMOR
* @fwts-advice The contents of the hypervisor real mode offset register
* (HRMOR) is bitwise orded with the address of any hypervisor real mode
* (i.e Skiboot) memory accesses. Skiboot does not support operating
* with a non-zero HRMOR and setting it will break some things (e.g
* XSCOMs) in hard-to-debug ways.
*/
assert(mfspr(SPR_HRMOR) == 0);
/**
* @fwts-label UnknownSecondary
* @fwts-advice The boot CPU attampted to call in a secondary thread
* without initialising the corresponding cpu_thread structure. This may
* happen if the HDAT or devicetree reports too few threads or cores for
* this processor.
*/
assert(cpu->state != cpu_state_no_cpu);
}
/* Called from head.S, thus no prototype. */
void main_cpu_entry(const void *fdt);
void __noreturn __nomcount main_cpu_entry(const void *fdt)
{
/*
* WARNING: At this point. the timebases have
* *not* been synchronized yet. Do not use any timebase
* related functions for timeouts etc... unless you can cope
* with the speed being some random core clock divider and
* the value jumping backward when the synchronization actually
* happens (in chiptod_init() below).
*
* Also the current cpu_thread() struct is not initialized
* either so we need to clear it out first thing first (without
* putting any other useful info in there jus yet) otherwise
* printf an locks are going to play funny games with "con_suspend"
*/
pre_init_boot_cpu();
/*
* Before first printk, ensure console buffer is clear or
* reading tools might think it has wrapped
*/
clear_console();
/* Copy all vectors down to 0 */
copy_exception_vectors();
/* Setup a NULL catcher to catch accidental NULL ptr calls */
setup_branch_null_catcher();
/* Call library constructors */
do_ctors();
printf("SkiBoot %s starting...\n", version);
printf("initial console log level: memory %d, driver %d\n",
(debug_descriptor.console_log_levels >> 4),
(debug_descriptor.console_log_levels & 0x0f));
prlog(PR_TRACE, "You will not see this\n");
#ifdef SKIBOOT_GCOV
skiboot_gcov_done();
#endif
/* Initialize boot cpu's cpu_thread struct */
init_boot_cpu();
/* Now locks can be used */
init_locks();
/* Create the OPAL call table early on, entries can be overridden
* later on (FSP console code for example)
*/
opal_table_init();
/*
* If we are coming in with a flat device-tree, we expand it
* now. Else look for HDAT and create a device-tree from them
*
* Hack alert: When entering via the OPAL entry point, fdt
* is set to -1, we record that and pass it to parse_hdat
*/
dt_root = dt_new_root("");
if (fdt == (void *)-1ul) {
if (parse_hdat(true) < 0)
abort();
} else if (fdt == NULL) {
if (parse_hdat(false) < 0)
abort();
} else {
dt_expand(fdt);
}
/* Now that we have a full devicetree, verify that we aren't on fire. */
per_thread_sanity_checks();
/*
* From there, we follow a fairly strict initialization order.
*
* First we need to build up our chip data structures and initialize
* XSCOM which will be needed for a number of susbequent things.
*
* We want XSCOM available as early as the platform probe in case the
* probe requires some HW accesses.
*
* We also initialize the FSI master at that point in case we need
* to access chips via that path early on.
*/
init_chips();
/* If we detect the mambo simulator, we can enable its special console
* early on. Do that now.
*/
if (chip_quirk(QUIRK_MAMBO_CALLOUTS))
enable_mambo_console();
xscom_init();
mfsi_init();
/*
* Put various bits & pieces in device-tree that might not
* already be there such as the /chosen node if not there yet,
* the ICS node, etc... This can potentially use XSCOM
*/
dt_init_misc();
/*
* Initialize LPC (P8 only) so we can get to UART, BMC and
* other system controller. This is done before probe_platform
* so that the platform probing code can access an external
* BMC if needed.
*/
lpc_init();
/*
* Now, we init our memory map from the device-tree, and immediately
* reserve areas which we know might contain data coming from
* HostBoot. We need to do these things before we start doing
* allocations outside of our heap, such as chip local allocs,
* otherwise we might clobber those data.
*/
mem_region_init();
/* Reserve HOMER and OCC area */
homer_init();
/* Add the /opal node to the device-tree */
add_opal_node();
/*
* We probe the platform now. This means the platform probe gets
* the opportunity to reserve additional areas of memory if needed.
*
* Note: Timebases still not synchronized.
*/
probe_platform();
/* Initialize the rest of the cpu thread structs */
init_all_cpus();
/* Allocate our split trace buffers now. Depends add_opal_node() */
init_trace_buffers();
/* On P7/P8, get the ICPs and make sure they are in a sane state */
init_interrupts();
/* On P9, initialize XIVE */
init_xive();
/* Grab centaurs from device-tree if present (only on FSP-less) */
centaur_init();
/* Initialize PSI (depends on probe_platform being called) */
psi_init();
/* Initialize/enable LPC interrupts. This must be done after the
* PSI interface has been initialized since it serves as an interrupt
* source for LPC interrupts.
*/
lpc_init_interrupts();
/* Call in secondary CPUs */
cpu_bringup();
/* We can now overwrite the 0x100 vector as we are no longer being
* entered there.
*/
setup_reset_vector();
/* We can now do NAP mode */
cpu_set_pm_enable(true);
/*
* Synchronize time bases. Thi resets all the TB values to a small
* value (so they appear to go backward at this point), and synchronize
* all core timebases to the global ChipTOD network
*/
chiptod_init();
/* Initialize i2c */
p8_i2c_init();
/* Register routine to dispatch and read sensors */
sensor_init();
/*
* Initialize the opal messaging before platform.init as we are
* getting request to queue occ load opal message when host services
* got load occ request from FSP
*/
opal_init_msg();
/*
* We have initialized the basic HW, we can now call into the
* platform to perform subsequent inits, such as establishing
* communication with the FSP or starting IPMI.
*/
if (platform.init)
platform.init();
/* Read in NVRAM and set it up */
nvram_init();
/* Secure/Trusted Boot init. We look for /ibm,secureboot in DT */
stb_init();
/* Setup dummy console nodes if it's enabled */
if (dummy_console_enabled())
dummy_console_add_nodes();
/* Init SLW related stuff, including fastsleep */
slw_init();
op_display(OP_LOG, OP_MOD_INIT, 0x0002);
phb3_preload_vpd();
phb3_preload_capp_ucode();
start_preload_kernel();
/* NX init */
nx_init();
/* Probe IO hubs */
probe_p7ioc();
/* Probe PHB3 on P8 */
probe_phb3();
/* Probe PHB4 on P9 */
probe_phb4();
/* Probe NPUs */
probe_npu();
/* Initialize PCI */
pci_init_slots();
/* Add OPAL timer related properties */
late_init_timers();
ipmi_set_fw_progress_sensor(IPMI_FW_PCI_INIT);
/*
* These last few things must be done as late as possible
* because they rely on various other things having been setup,
* for example, add_opal_interrupts() will add all the interrupt
* sources that are going to the firmware. We can't add a new one
* after that call. Similarly, the mem_region calls will construct
* the reserve maps in the DT so we shouldn't affect the memory
* regions after that
*/
/* Add the list of interrupts going to OPAL */
add_opal_interrupts();
/* Now release parts of memory nodes we haven't used ourselves... */
mem_region_release_unused();
/* ... and add remaining reservations to the DT */
mem_region_add_dt_reserved();
prd_register_reserved_memory();
load_and_boot_kernel(false);
}
void __noreturn __secondary_cpu_entry(void)
{
struct cpu_thread *cpu = this_cpu();
/* Secondary CPU called in */
cpu_callin(cpu);
init_hid();
/* Some XIVE setup */
xive_cpu_callin(cpu);
/* Wait for work to do */
while(true) {
if (cpu_check_jobs(cpu))
cpu_process_jobs();
else
cpu_idle(cpu_wake_on_job);
}
}
/* Called from head.S, thus no prototype. */
void secondary_cpu_entry(void);
void __noreturn __nomcount secondary_cpu_entry(void)
{
struct cpu_thread *cpu = this_cpu();
per_thread_sanity_checks();
prlog(PR_DEBUG, "INIT: CPU PIR 0x%04x called in\n", cpu->pir);
__secondary_cpu_entry();
}
|