aboutsummaryrefslogtreecommitdiff
path: root/asm
AgeCommit message (Expand)AuthorFilesLines
2019-10-03core/util: branch-to-NULL assert for ELFv2 ABINicholas Piggin1-0/+2
2019-07-26asm/head: set skiboot TOC in interrupt handler entryNicholas Piggin1-3/+5
2019-07-26SPDX-ify all skiboot codeStewart Smith7-68/+16
2019-06-04Remove POWER7 and POWER7+ supportStewart Smith1-58/+0
2019-04-17asm/head: balance branches to avoid link stack predictor mispredictsNicholas Piggin1-1/+6
2019-04-17asm/head.S: set POWER9 radix HID bit at entryNicholas Piggin1-0/+3
2019-03-05asm/head: move unnecessary code out of headNicholas Piggin2-134/+139
2019-02-13core/exceptions: implement support for MCE interrupts in powersaveNicholas Piggin1-10/+37
2019-02-13core/exceptions: allow recoverable sreset exceptionsNicholas Piggin1-0/+4
2019-02-13core/exceptions: implement an exception handler for non-powersave sresetsNicholas Piggin1-1/+19
2019-02-13asm/head: sreset handler remove FIXUP_ENDIANNicholas Piggin1-15/+0
2019-02-13core/fast-reboot: fast reboot specific sreset patchNicholas Piggin1-12/+25
2019-02-13asm/head: provide asm support for interrupts to be returned fromNicholas Piggin2-18/+77
2019-02-12asm/head: use HSRR exception registers in FIXUP_ENDIANNicholas Piggin1-11/+12
2019-02-12core/exceptions: save current MSR in exception frameNicholas Piggin2-0/+3
2019-02-10Add PVR_TYPE_P9PReza Arbab2-2/+11
2018-05-04asm: Fix up assembly for clangJoel Stanley1-2/+2
2018-04-29asm/head: Fix comparison in opal_entry for switching to emergencyVaibhav Jain1-1/+1
2018-04-18core/opal: Emergency stack for re-entryNicholas Piggin1-4/+18
2018-04-18asm/head: implement quiescing without stack or clobbering regsNicholas Piggin2-6/+68
2018-04-18core/stack: backtrace unwind basic OPAL call detailsNicholas Piggin1-1/+5
2018-03-27mem-map: Use a symbolic constant for exception vector sizeNicholas Piggin1-1/+1
2018-02-28build: use thin archives rather than incremental linkingNicholas Piggin1-1/+1
2018-02-08core/exception: beautify exception handler, add MCE-involved registersNicholas Piggin2-0/+6
2018-02-08core/init: manage MSR[ME] explicitly, always enableNicholas Piggin1-0/+29
2017-12-20Add support for new gcc 7 parametrized stack protectorBenjamin Herrenschmidt1-0/+5
2017-12-18libstb/trustedboot.c: import tb_measure() from stb.cClaudio Carvalho1-2/+2
2017-12-18libstb/secureboot.c: import sb_verify() from stb.cClaudio Carvalho2-3/+3
2017-12-03fast-reboot: quiesce opal before initiating a fast rebootNicholas Piggin1-10/+0
2017-12-03asm/head: move opal entry token check into CNicholas Piggin1-11/+2
2017-12-03asm/head: add entry/exit callsNicholas Piggin1-6/+10
2017-12-03core/lock: Introduce atomic cmpxchg and implement try_lock with itNicholas Piggin2-44/+1
2017-11-09asm/head: Loop after attnOliver O'Halloran1-0/+1
2017-10-29asm/head: initialize preferred DSCR valueNicholas Piggin1-3/+19
2017-09-28cpu: idle POWER9 power management implementationNicholas Piggin1-21/+49
2017-06-30Set POWER9 RPR SPRMichael Neuling1-0/+3
2017-06-26Add "cleanup_global_tlb" for P9 and laterBenjamin Herrenschmidt1-0/+60
2017-06-26Rename cleanup_tlb() to cleanup_local_tlb()Benjamin Herrenschmidt1-2/+2
2017-06-26Move cleanup_tlb from head.S to misc.SBenjamin Herrenschmidt2-13/+13
2017-06-21Update default TSCR for P9Michael Neuling1-0/+3
2017-06-06cpu: Introduce smt_lowest()Nicholas Piggin1-3/+3
2017-05-08head.S: store LR rather than CTR when trying to store LRStewart Smith1-1/+1
2017-05-08head.S: store all of LR and CTROliver O'Halloran1-2/+2
2017-04-07asm: do not set SDR1 on POWER9Nicholas Piggin1-1/+3
2017-03-09asm: Add POWER9 case to init_shared_sprsBenjamin Herrenschmidt1-0/+24
2017-03-09asm: Don't try to set LPCR:LPES1 on P8 and P9Benjamin Herrenschmidt1-2/+28
2017-03-09asm: Fix setting of LPCR:DPFDBenjamin Herrenschmidt1-8/+2
2017-02-06Initial support for the ELFv2 ABINicholas Piggin1-0/+1
2017-01-16head: add new OPAL entry points to the NACAOliver O'Halloran1-1/+4
2016-12-20Stop using 3-operand cmp[l][i] for latest binutilsAlexey Kardashevskiy1-2/+2
generated by cgit v1.1 at 2024-11-15 00:45:22 +0000