aboutsummaryrefslogtreecommitdiff
path: root/asm/head.S
AgeCommit message (Expand)AuthorFilesLines
2020-09-29asm/head: fix power save wakeup register corruptionNicholas Piggin1-4/+4
2020-08-07Add basic P9 fused core supportRyan Grimm1-3/+22
2020-06-11core: interrupt markers for stack tracesNicholas Piggin1-0/+5
2020-06-11move opal_branch_table, opal_num_args to .rodata sectionNicholas Piggin1-7/+0
2020-06-11move the __this_cpu register to r16, reserve r13-r15Nicholas Piggin1-18/+18
2020-06-11asm/head.S: QUIESCE_REJECT fixNicholas Piggin1-1/+2
2020-05-26opal entry: Fix LE skiboot clobbering r10 argumentNicholas Piggin1-1/+1
2020-03-12Re-license IBM written files as Apache 2.0 OR GPLv2+Stewart Smith1-1/+1
2019-12-16add little endian supportNicholas Piggin1-19/+47
2019-12-16naca: move naca definition from asm to CNicholas Piggin1-50/+0
2019-11-11Remove dead POWER7 codeNicholas Piggin1-10/+0
2019-11-11build: fix non-constant build assertsNicholas Piggin1-0/+4
2019-10-03core/util: branch-to-NULL assert for ELFv2 ABINicholas Piggin1-0/+2
2019-07-26asm/head: set skiboot TOC in interrupt handler entryNicholas Piggin1-3/+5
2019-07-26SPDX-ify all skiboot codeStewart Smith1-13/+4
2019-06-04Remove POWER7 and POWER7+ supportStewart Smith1-58/+0
2019-04-17asm/head: balance branches to avoid link stack predictor mispredictsNicholas Piggin1-1/+6
2019-04-17asm/head.S: set POWER9 radix HID bit at entryNicholas Piggin1-0/+3
2019-03-05asm/head: move unnecessary code out of headNicholas Piggin1-134/+1
2019-02-13core/exceptions: implement support for MCE interrupts in powersaveNicholas Piggin1-10/+37
2019-02-13core/exceptions: allow recoverable sreset exceptionsNicholas Piggin1-0/+4
2019-02-13core/exceptions: implement an exception handler for non-powersave sresetsNicholas Piggin1-1/+19
2019-02-13asm/head: sreset handler remove FIXUP_ENDIANNicholas Piggin1-15/+0
2019-02-13core/fast-reboot: fast reboot specific sreset patchNicholas Piggin1-12/+25
2019-02-13asm/head: provide asm support for interrupts to be returned fromNicholas Piggin1-18/+71
2019-02-12asm/head: use HSRR exception registers in FIXUP_ENDIANNicholas Piggin1-11/+12
2019-02-12core/exceptions: save current MSR in exception frameNicholas Piggin1-0/+2
2019-02-10Add PVR_TYPE_P9PReza Arbab1-0/+6
2018-05-04asm: Fix up assembly for clangJoel Stanley1-2/+2
2018-04-29asm/head: Fix comparison in opal_entry for switching to emergencyVaibhav Jain1-1/+1
2018-04-18core/opal: Emergency stack for re-entryNicholas Piggin1-4/+18
2018-04-18asm/head: implement quiescing without stack or clobbering regsNicholas Piggin1-6/+66
2018-04-18core/stack: backtrace unwind basic OPAL call detailsNicholas Piggin1-1/+5
2018-03-27mem-map: Use a symbolic constant for exception vector sizeNicholas Piggin1-1/+1
2018-02-08core/exception: beautify exception handler, add MCE-involved registersNicholas Piggin1-0/+4
2018-02-08core/init: manage MSR[ME] explicitly, always enableNicholas Piggin1-0/+29
2017-12-20Add support for new gcc 7 parametrized stack protectorBenjamin Herrenschmidt1-0/+5
2017-12-03fast-reboot: quiesce opal before initiating a fast rebootNicholas Piggin1-10/+0
2017-12-03asm/head: move opal entry token check into CNicholas Piggin1-11/+2
2017-12-03asm/head: add entry/exit callsNicholas Piggin1-6/+10
2017-11-09asm/head: Loop after attnOliver O'Halloran1-0/+1
2017-10-29asm/head: initialize preferred DSCR valueNicholas Piggin1-3/+19
2017-09-28cpu: idle POWER9 power management implementationNicholas Piggin1-21/+49
2017-06-30Set POWER9 RPR SPRMichael Neuling1-0/+3
2017-06-26Move cleanup_tlb from head.S to misc.SBenjamin Herrenschmidt1-13/+0
2017-06-21Update default TSCR for P9Michael Neuling1-0/+3
2017-06-06cpu: Introduce smt_lowest()Nicholas Piggin1-3/+3
2017-05-08head.S: store LR rather than CTR when trying to store LRStewart Smith1-1/+1
2017-05-08head.S: store all of LR and CTROliver O'Halloran1-2/+2
2017-04-07asm: do not set SDR1 on POWER9Nicholas Piggin1-1/+3
generated by cgit v1.1 at 2024-11-16 05:30:28 +0000