diff options
author | Cédric Le Goater <clg@kaod.org> | 2019-10-01 08:59:53 +0200 |
---|---|---|
committer | Oliver O'Halloran <oohall@gmail.com> | 2019-11-04 10:52:47 +1100 |
commit | ad7e9a67c4e4a39ce0605d45c55728404c66535e (patch) | |
tree | 24f8c0f875329ac6f69bd96ddb2c256f33197faf /include | |
parent | a10f1502a20b5fae6d38e262de3729619a3f886d (diff) | |
download | skiboot-ad7e9a67c4e4a39ce0605d45c55728404c66535e.zip skiboot-ad7e9a67c4e4a39ce0605d45c55728404c66535e.tar.gz skiboot-ad7e9a67c4e4a39ce0605d45c55728404c66535e.tar.bz2 |
xive/p9: obsolete OPAL_XIVE_IRQ_SHIFT_BUG flags
These were needed to workaround HW bugs in PHB4 LSIs of POWER9 DD1.0
processors.
HW395455 P9/PHB4: Wrong Interrupt ESB CI Load Opcode Location in 64K
page mode
Signed-off-by: Cédric Le Goater <clg@kaod.org>
Signed-off-by: Oliver O'Halloran <oohall@gmail.com>
Diffstat (limited to 'include')
-rw-r--r-- | include/opal-api.h | 2 | ||||
-rw-r--r-- | include/xive.h | 2 |
2 files changed, 2 insertions, 2 deletions
diff --git a/include/opal-api.h b/include/opal-api.h index e7156f3..dd74e66 100644 --- a/include/opal-api.h +++ b/include/opal-api.h @@ -1148,7 +1148,7 @@ enum { OPAL_XIVE_IRQ_TRIGGER_PAGE = 0x00000001, OPAL_XIVE_IRQ_STORE_EOI = 0x00000002, OPAL_XIVE_IRQ_LSI = 0x00000004, - OPAL_XIVE_IRQ_SHIFT_BUG = 0x00000008, + OPAL_XIVE_IRQ_SHIFT_BUG = 0x00000008, /* DD1.0 workaround */ OPAL_XIVE_IRQ_MASK_VIA_FW = 0x00000010, /* DD1.0 workaround */ OPAL_XIVE_IRQ_EOI_VIA_FW = 0x00000020, /* DD1.0 workaround */ }; diff --git a/include/xive.h b/include/xive.h index 224d658..5706d27 100644 --- a/include/xive.h +++ b/include/xive.h @@ -41,7 +41,7 @@ uint32_t xive_get_notify_base(uint32_t girq); #define XIVE_SRC_EOI_PAGE1 0x02 /* EOI on the second page */ #define XIVE_SRC_STORE_EOI 0x04 /* EOI using stores supported */ #define XIVE_SRC_LSI 0x08 /* Interrupt is an LSI */ -#define XIVE_SRC_SHIFT_BUG 0x10 /* ESB update offset << 4 */ +#define XIVE_SRC_SHIFT_BUG 0x10 /* ESB update offset << 4 (PHB4 LSI DD1) */ struct irq_source_ops; void xive_register_hw_source(uint32_t base, uint32_t count, uint32_t shift, |