aboutsummaryrefslogtreecommitdiff
path: root/include
diff options
context:
space:
mode:
authorMichael Neuling <mikey@neuling.org>2017-03-28 17:14:56 +1100
committerStewart Smith <stewart@linux.vnet.ibm.com>2017-03-29 17:26:33 +1100
commit6b464ef731a89664519cfa8986425246dc7766fb (patch)
treed3259c86be6993aa0abac151bc2b653daacbaa98 /include
parent7a7a1ba30dd1153d623ea021eadec4f561f507d9 (diff)
downloadskiboot-6b464ef731a89664519cfa8986425246dc7766fb.zip
skiboot-6b464ef731a89664519cfa8986425246dc7766fb.tar.gz
skiboot-6b464ef731a89664519cfa8986425246dc7766fb.tar.bz2
phb3/4: Set max link speed via nvram
This adds an nvram parameter pcie-max-link-speed to configure the max speed of the pcie link. This can be set from the petitboot prompt using: nvram -p ibm,skiboot --update-config pcie-max-link-speed=4 This takes preference over anything set in the device tree and is global to all PHBs. Signed-off-by: Michael Neuling <mikey@neuling.org> Signed-off-by: Stewart Smith <stewart@linux.vnet.ibm.com>
Diffstat (limited to 'include')
-rw-r--r--include/skiboot.h2
1 files changed, 2 insertions, 0 deletions
diff --git a/include/skiboot.h b/include/skiboot.h
index bb0a7b5..c55995b 100644
--- a/include/skiboot.h
+++ b/include/skiboot.h
@@ -132,6 +132,8 @@ enum proc_gen {
};
extern enum proc_gen proc_gen;
+extern unsigned int pcie_max_link_speed;
+
/* Convert a 4-bit number to a hex char */
extern char __attrconst tohex(uint8_t nibble);