diff options
| author | Reza Arbab <arbab@linux.ibm.com> | 2018-07-13 16:02:43 -0500 |
|---|---|---|
| committer | Stewart Smith <stewart@linux.ibm.com> | 2018-07-17 17:53:18 +1000 |
| commit | f6066c9ba1c5a38ae9c3a1a28488edd4aa68bb69 (patch) | |
| tree | 5397802f8ac37d948929e98d2884d4f46eebf2c0 /include | |
| parent | 5ba186a2a1665dba12ebdc5fe56a972244349bf8 (diff) | |
| download | skiboot-f6066c9ba1c5a38ae9c3a1a28488edd4aa68bb69.zip skiboot-f6066c9ba1c5a38ae9c3a1a28488edd4aa68bb69.tar.gz skiboot-f6066c9ba1c5a38ae9c3a1a28488edd4aa68bb69.tar.bz2 | |
npu2/hw-procedures: Enable parity and credit overflow checks
Enable these error checking features by setting the appropriate bits in
our one-off initialization of each "NTL Misc Config 2" register.
The exception is NDL RX parity checking, which should be disabled during
the link training procedures.
Signed-off-by: Reza Arbab <arbab@linux.ibm.com>
Reviewed-by: Andrew Donnellan <andrew.donnellan@au1.ibm.com>
Signed-off-by: Stewart Smith <stewart@linux.ibm.com>
(cherry picked from commit 041d69bb1a7084778d63a846d109c148c7a0009a)
Signed-off-by: Stewart Smith <stewart@linux.ibm.com>
Diffstat (limited to 'include')
| -rw-r--r-- | include/npu2-regs.h | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/include/npu2-regs.h b/include/npu2-regs.h index f67af97..7eb9d46 100644 --- a/include/npu2-regs.h +++ b/include/npu2-regs.h @@ -269,6 +269,10 @@ void npu2_scom_write(uint64_t gcid, uint64_t scom_base, /* NTL block registers */ #define NPU2_NTL_MISC_CFG2(ndev) NPU2_NTL_REG_OFFSET(ndev, 0x000) #define NPU2_NTL_MISC_CFG2_BRICK_ENABLE PPC_BIT(0) +#define NPU2_NTL_MISC_CFG2_NDL_RX_PARITY_ENA PPC_BIT(16) +#define NPU2_NTL_MISC_CFG2_NDL_TX_PARITY_ENA PPC_BIT(17) +#define NPU2_NTL_MISC_CFG2_NDL_PRI_PARITY_ENA PPC_BIT(18) +#define NPU2_NTL_MISC_CFG2_RCV_CREDIT_OVERFLOW_ENA PPC_BIT(19) #define NPU2_NTL_MISC_CFG3(ndev) NPU2_NTL_REG_OFFSET(ndev, 0x008) #define NPU2_NTL_ERR_HOLD1(ndev) NPU2_NTL_REG_OFFSET(ndev, 0x010) #define NPU2_NTL_ERR_MASK1(ndev) NPU2_NTL_REG_OFFSET(ndev, 0x018) |