aboutsummaryrefslogtreecommitdiff
path: root/include/pci-cfg.h
diff options
context:
space:
mode:
authorBenjamin Herrenschmidt <benh@kernel.crashing.org>2017-06-06 08:59:23 +1000
committerStewart Smith <stewart@linux.vnet.ibm.com>2017-06-06 20:49:05 +1000
commit9eb2ab74905ff59dd0de5fb3ece6b910863e8a31 (patch)
treee9c33dae3bb3bcdda24a5fd0eeef6d67e859bddc /include/pci-cfg.h
parent68d9e87c11b589d709bb86786703ccb5c68bd8f8 (diff)
downloadskiboot-9eb2ab74905ff59dd0de5fb3ece6b910863e8a31.zip
skiboot-9eb2ab74905ff59dd0de5fb3ece6b910863e8a31.tar.gz
skiboot-9eb2ab74905ff59dd0de5fb3ece6b910863e8a31.tar.bz2
phb4: Block D-state power management on direct slots
As current revisions of PHB4 don't properly handle the resulting L1 link transition. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org> Signed-off-by: Stewart Smith <stewart@linux.vnet.ibm.com>
Diffstat (limited to 'include/pci-cfg.h')
-rw-r--r--include/pci-cfg.h3
1 files changed, 3 insertions, 0 deletions
diff --git a/include/pci-cfg.h b/include/pci-cfg.h
index 530f0a8..6061584 100644
--- a/include/pci-cfg.h
+++ b/include/pci-cfg.h
@@ -108,6 +108,9 @@
#define PCI_CFG_CAP_ID 0
#define PCI_CFG_CAP_NEXT 1
+/* PCI Power Management capability */
+#define PCI_CFG_CAP_ID_PM 1
+
/* PCI bridge subsystem ID capability */
#define PCI_CFG_CAP_ID_SUBSYS_VID 0x0d
#define PCICAP_SUBSYS_VID_VENDOR 4