aboutsummaryrefslogtreecommitdiff
path: root/hw
diff options
context:
space:
mode:
authorAkshay Adiga <akshay.adiga@linux.vnet.ibm.com>2019-01-16 14:56:27 +0530
committerStewart Smith <stewart@linux.ibm.com>2019-01-25 13:55:48 -0600
commit40b99f58ea37f8b17c0530ea9404f34d24563d9b (patch)
tree188d68a05f277bbc8ee96d93736f8f81ca1f182d /hw
parent9dcbd1f41d98d9429ea3013ad87fac59bc60394d (diff)
downloadskiboot-40b99f58ea37f8b17c0530ea9404f34d24563d9b.zip
skiboot-40b99f58ea37f8b17c0530ea9404f34d24563d9b.tar.gz
skiboot-40b99f58ea37f8b17c0530ea9404f34d24563d9b.tar.bz2
SLW: Remove Idle state support tor Power8 DD1
Removing init routines required for Power8 DD1, but was enabled for all Power8 DD versions. Signed-off-by: Akshay Adiga <akshay.adiga@linux.vnet.ibm.com> Signed-off-by: Stewart Smith <stewart@linux.ibm.com>
Diffstat (limited to 'hw')
-rw-r--r--hw/slw.c50
1 files changed, 0 insertions, 50 deletions
diff --git a/hw/slw.c b/hw/slw.c
index dfa9189..a279b5e 100644
--- a/hw/slw.c
+++ b/hw/slw.c
@@ -219,58 +219,8 @@ static bool slw_general_init(struct proc_chip *chip, struct cpu_thread *c)
static bool slw_set_overrides(struct proc_chip *chip, struct cpu_thread *c)
{
uint32_t core = pir_to_core_id(c->pir);
- uint64_t tmp;
int rc;
- /*
- * Set ENABLE_IGNORE_RECOV_ERRORS in OHA_MODE_REG
- *
- * XXX FIXME: This should be only done for "forced" winkle such as
- * when doing repairs or LE transition, and we should restore the
- * original value when done
- */
- rc = xscom_read(chip->id, XSCOM_ADDR_P8_EX(core, PM_OHA_MODE_REG),
- &tmp);
- if (rc) {
- log_simple_error(&e_info(OPAL_RC_SLW_SET),
- "SLW: Failed to read PM_OHA_MODE_REG\n");
- return false;
- }
- tmp = tmp | 0x8000000000000000ULL;
- rc = xscom_write(chip->id, XSCOM_ADDR_P8_EX(core, PM_OHA_MODE_REG),
- tmp);
- if (rc) {
- log_simple_error(&e_info(OPAL_RC_SLW_SET),
- "SLW: Failed to write PM_OHA_MODE_REG\n");
- return false;
- }
- prlog(PR_TRACE, "SLW: PM_OHA_MODE_REG set to 0x%016llx\n", tmp);
-
- /* Read back for debug */
- rc = xscom_read(chip->id, XSCOM_ADDR_P8_EX(core, PM_OHA_MODE_REG),&tmp);
- prlog(PR_TRACE, "SLW: PM_OHA_MODE_REG read 0x%016llx\n", tmp);
-
- /*
- * Clear special wakeup bits that could hold power mgt
- *
- * XXX FIXME: See above
- */
- rc = xscom_write(chip->id,
- XSCOM_ADDR_P8_EX_SLAVE(core, EX_PM_SPECIAL_WAKEUP_FSP),
- 0);
- if (rc) {
- log_simple_error(&e_info(OPAL_RC_SLW_SET),
- "SLW: Failed to write PM_SPECIAL_WAKEUP_FSP\n");
- return false;
- }
- rc = xscom_write(chip->id,
- XSCOM_ADDR_P8_EX_SLAVE(core, EX_PM_SPECIAL_WAKEUP_OCC),
- 0);
- if (rc) {
- log_simple_error(&e_info(OPAL_RC_SLW_SET),
- "SLW: Failed to write PM_SPECIAL_WAKEUP_OCC\n");
- return false;
- }
rc = xscom_write(chip->id,
XSCOM_ADDR_P8_EX_SLAVE(core, EX_PM_SPECIAL_WAKEUP_PHYP),
0);