diff options
author | Stewart Smith <stewart@linux.vnet.ibm.com> | 2016-07-27 17:43:04 +1000 |
---|---|---|
committer | Stewart Smith <stewart@linux.vnet.ibm.com> | 2016-08-02 17:31:12 +1000 |
commit | cce80be2fc7d9114ea0000349cc52f0947ea00f1 (patch) | |
tree | 14670835d17bd6967b2d09c9973fb0e2dd88feca /doc/bmc.rst | |
parent | 68bf986c37252eed2e8fa3db07de02bbd47ff97a (diff) | |
download | skiboot-cce80be2fc7d9114ea0000349cc52f0947ea00f1.zip skiboot-cce80be2fc7d9114ea0000349cc52f0947ea00f1.tar.gz skiboot-cce80be2fc7d9114ea0000349cc52f0947ea00f1.tar.bz2 |
doc/*.txt: rename .txt to .rst
Signed-off-by: Stewart Smith <stewart@linux.vnet.ibm.com>
Diffstat (limited to 'doc/bmc.rst')
-rw-r--r-- | doc/bmc.rst | 57 |
1 files changed, 57 insertions, 0 deletions
diff --git a/doc/bmc.rst b/doc/bmc.rst new file mode 100644 index 0000000..78c3b29 --- /dev/null +++ b/doc/bmc.rst @@ -0,0 +1,57 @@ +OPAL <--> BMC interactions +========================== + +This document provides information about some of the user-visible interactions +that skiboot performs with the BMC. + +IPMI sensors +------------ + +OPAL will interact with a few IPMI sensors during the boot process. These +are: + + * Boot Count [type 0xc3: OEM reserved] + * FW Boot progress [type 0x0f: System Firmware Progress] + +Boot Count: assertion type. When OPAL reaches a late stage of boot, it sets the +boot count sensor to 0x02. This is intended to allow the BMC detect a failed +or aborted boot, for switching to a known-good firmware image. + +FW Boot Progress: assertion type. During boot, skiboot will update this sensor +to one of the IPMI-defined progress codes. The codes use by skiboot are: + + * PCI Resource configuration (0x01) + - asserted as the PCI devices have been probed and resources allocated + + * Motherboard init (0x14) + - asserted as the platform-specific components have been initialised + + * OS boot (0x13) + - asserted after skiboot has loaded the PAYLOAD image, and is about to + boot it. + +Chassis control messages +------------------------ + +OPAL uses chassis control messages to instruct the BMC to remove power from +the host. These messages are sent during graceful reboot and shutdown processes +initiated by the host. + +For a BMC-initiated graceful power-down (or reboot), the BMC is expected to send +an OEM-defined SEL message, using a SMS_ATN to trigger a BMC-to-host +notification. This SEL has a type of 0xc0, and command of 0x04. The data0 field +of the SEL indicates shutdown (0x0) or reboot (0x1). + + +Watchdog support +---------------- + +OPAL supports a BMC watchdog during the boot process. This will be disabled +before entering the OS. + + +Real-time clock +--------------- + +On platforms where a real-time-clock is not available, skiboot may use the +IPMI SEL Time as a real-time-clock device. |