diff options
| author | Joel Stanley <joel@jms.id.au> | 2018-05-04 14:30:24 +0930 |
|---|---|---|
| committer | Stewart Smith <stewart@linux.ibm.com> | 2018-05-04 03:25:04 -0500 |
| commit | 8d4fa16d384ea6de53d7396fb6d212dcd0b8af27 (patch) | |
| tree | 2eebc3e307de9078ddb098e0fb70fae6378f3f86 | |
| parent | 1fdca4a29c368a82ff8493af5558f7f09346d843 (diff) | |
| download | skiboot-8d4fa16d384ea6de53d7396fb6d212dcd0b8af27.zip skiboot-8d4fa16d384ea6de53d7396fb6d212dcd0b8af27.tar.gz skiboot-8d4fa16d384ea6de53d7396fb6d212dcd0b8af27.tar.bz2 | |
processor.h: implement sndmsg instructions
Clang doesn't know about msgsnd, msgclr, msgsync yet. Open code them
using .long asm() calls.
Instead of introducing ifdef hell, do this unconditionally for all
compilers as the code generation does not change.
Signed-off-by: Joel Stanley <joel@jms.id.au>
Signed-off-by: Stewart Smith <stewart@linux.ibm.com>
| -rw-r--r-- | include/processor.h | 20 |
1 files changed, 15 insertions, 5 deletions
diff --git a/include/processor.h b/include/processor.h index 925cc7c..27cc1aa 100644 --- a/include/processor.h +++ b/include/processor.h @@ -215,9 +215,15 @@ #else /* __ASSEMBLY__ */ +#include <ccan/str/str.h> #include <compiler.h> -#include <stdint.h> #include <stdbool.h> +#include <stdint.h> + +#define RB(b) (((b) & 0x1f) << 11) +#define MSGSND(b) stringify(.long 0x7c00019c | RB(b)) +#define MSGCLR(b) stringify(.long 0x7c0001dc | RB(b)) +#define MSGSYNC stringify(.long 0x7c0006ec) static inline bool is_power9n(uint32_t version) { @@ -328,20 +334,24 @@ static inline void sync_icache(void) static inline void msgclr(void) { uint64_t rb = (0x05 << (63-36)); - asm volatile("msgclr %0" : : "r"(rb)); + asm volatile(MSGCLR(%0) : : "r"(rb)); } static inline void p9_dbell_receive(void) { uint64_t rb = (0x05 << (63-36)); - /* msgclr ; msgsync ; lwsync */ - asm volatile("msgclr %0 ; .long 0x7c0006ec ; lwsync" : : "r"(rb)); + asm volatile(MSGCLR(%0) ";" + MSGSYNC ";" + "lwsync" + : : "r"(rb)); } static inline void p9_dbell_send(uint32_t pir) { uint64_t rb = (0x05 << (63-36)) | pir; - asm volatile("sync ; msgsnd %0" : : "r"(rb)); + asm volatile("sync ;" + MSGSND(%0) + : : "r"(rb)); } /* |