aboutsummaryrefslogtreecommitdiff
path: root/vgasrc/bochsvga.c
blob: 9dd142bd0899bec9c0431b878e447367ba8988c5 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
#include "vgabios.h" // struct vbe_modeinfo
#include "vbe.h"
#include "bochsvga.h"
#include "util.h"
#include "config.h" // CONFIG_*
#include "biosvar.h" // SET_BDA

static struct mode
{
    u16 mode;
    u16 width;
    u16 height;
    u8 depth;
} bochsvga_modes[] VAR16 = {
    /* standard modes */
    { 0x100, 640,  400,  8  },
    { 0x101, 640,  480,  8  },
    { 0x102, 800,  600,  4  },
    { 0x103, 800,  600,  8  },
    { 0x104, 1024, 768,  4  },
    { 0x105, 1024, 768,  8  },
    { 0x106, 1280, 1024, 4  },
    { 0x107, 1280, 1024, 8  },
    { 0x10D, 320,  200,  15 },
    { 0x10E, 320,  200,  16 },
    { 0x10F, 320,  200,  24 },
    { 0x110, 640,  480,  15 },
    { 0x111, 640,  480,  16 },
    { 0x112, 640,  480,  24 },
    { 0x113, 800,  600,  15 },
    { 0x114, 800,  600,  16 },
    { 0x115, 800,  600,  24 },
    { 0x116, 1024, 768,  15 },
    { 0x117, 1024, 768,  16 },
    { 0x118, 1024, 768,  24 },
    { 0x119, 1280, 1024, 15 },
    { 0x11A, 1280, 1024, 16 },
    { 0x11B, 1280, 1024, 24 },
    { 0x11C, 1600, 1200, 8  },
    { 0x11D, 1600, 1200, 15 },
    { 0x11E, 1600, 1200, 16 },
    { 0x11F, 1600, 1200, 24 },
    /* BOCHS modes */
    { 0x140, 320,  200,  32 },
    { 0x141, 640,  400,  32 },
    { 0x142, 640,  480,  32 },
    { 0x143, 800,  600,  32 },
    { 0x144, 1024, 768,  32 },
    { 0x145, 1280, 1024, 32 },
    { 0x146, 320,  200,  8  },
    { 0x147, 1600, 1200, 32 },
    { 0x148, 1152, 864,  8  },
    { 0x149, 1152, 864,  15 },
    { 0x14a, 1152, 864,  16 },
    { 0x14b, 1152, 864,  24 },
    { 0x14c, 1152, 864,  32 },
    { 0x178, 1280, 800,  16 },
    { 0x179, 1280, 800,  24 },
    { 0x17a, 1280, 800,  32 },
    { 0x17b, 1280, 960,  16 },
    { 0x17c, 1280, 960,  24 },
    { 0x17d, 1280, 960,  32 },
    { 0x17e, 1440, 900,  16 },
    { 0x17f, 1440, 900,  24 },
    { 0x180, 1440, 900,  32 },
    { 0x181, 1400, 1050, 16 },
    { 0x182, 1400, 1050, 24 },
    { 0x183, 1400, 1050, 32 },
    { 0x184, 1680, 1050, 16 },
    { 0x185, 1680, 1050, 24 },
    { 0x186, 1680, 1050, 32 },
    { 0x187, 1920, 1200, 16 },
    { 0x188, 1920, 1200, 24 },
    { 0x189, 1920, 1200, 32 },
    { 0x18a, 2560, 1600, 16 },
    { 0x18b, 2560, 1600, 24 },
    { 0x18c, 2560, 1600, 32 },
    { 0, },
};

#define BYTES_PER_PIXEL(m) ((GET_GLOBAL((m)->depth) + 7) / 8)

u32 pci_lfb_addr VAR16;

static inline u32 pci_config_readl(u8 bus, u8 devfn, u16 addr)
{
    int status;
    u32 val;
    u16 bdf = (bus << 16) | devfn;

    addr &= ~3;

    asm volatile(
            "int $0x1a\n"
            "cli\n"
            "cld"
            : "=a"(status), "=c"(val)
            : "a"(0xb10a), "b"(bdf), "D"(addr)
            : "cc", "memory");

    if ((status >> 16))
        return (u32)-1;

    return val;
}


static u16 dispi_get_max_xres(void)
{
    u16 en;
    u16 xres;

    en = dispi_read(VBE_DISPI_INDEX_ENABLE);

    dispi_write(VBE_DISPI_INDEX_ENABLE, en | VBE_DISPI_GETCAPS);
    xres = dispi_read(VBE_DISPI_INDEX_XRES);
    dispi_write(VBE_DISPI_INDEX_ENABLE, en);

    return xres;
}

static u16 dispi_get_max_bpp(void)
{
    u16 en;
    u16 bpp;

    en = dispi_read(VBE_DISPI_INDEX_ENABLE);

    dispi_write(VBE_DISPI_INDEX_ENABLE, en | VBE_DISPI_GETCAPS);
    bpp = dispi_read(VBE_DISPI_INDEX_BPP);
    dispi_write(VBE_DISPI_INDEX_ENABLE, en);

    return bpp;
}

/* Called only during POST */
int
bochsvga_init(u8 bus, u8 devfn)
{
    u32 lfb_addr;

    if (!CONFIG_VGA_BOCHS)
        return -1;

    /* Sanity checks */
    dispi_write(VBE_DISPI_INDEX_ID, VBE_DISPI_ID0);
    if (dispi_read(VBE_DISPI_INDEX_ID) != VBE_DISPI_ID0) {
        dprintf(1, "No VBE DISPI interface detected\n");
        return -1;
    }

    SET_BDA(vbe_flag, 0x1);
    dispi_write(VBE_DISPI_INDEX_ID, VBE_DISPI_ID5);

    if (CONFIG_VGA_PCI)
        lfb_addr = pci_config_readl(bus, devfn, 0x10) & ~0xf;
    else
        lfb_addr = VBE_DISPI_LFB_PHYSICAL_ADDRESS;

    SET_FARVAR(get_global_seg(), pci_lfb_addr, lfb_addr);

    dprintf(1, "VBE DISPI detected. lfb_addr=%x\n", GET_GLOBAL(pci_lfb_addr));

    return 0;
}

int
bochsvga_enabled(void)
{
    return GET_BDA(vbe_flag);
}

u16
bochsvga_total_mem(void)
{
    return dispi_read(VBE_DISPI_INDEX_VIDEO_MEMORY_64K);
}

static struct mode *find_mode_entry(u16 mode)
{
    struct mode *m;

    for (m = bochsvga_modes; GET_GLOBAL(m->mode); m++) {
        if (GET_GLOBAL(m->mode) == mode)
            return m;
    }

    return NULL;
}

static int mode_valid(struct mode *m)
{
    u16 max_xres = dispi_get_max_xres();
    u16 max_bpp = dispi_get_max_bpp();
    u32 max_mem = bochsvga_total_mem() * 64 * 1024;

    u32 mem = GET_GLOBAL(m->width) * GET_GLOBAL(m->height) *
              BYTES_PER_PIXEL(m);

    if (GET_GLOBAL(m->width) > max_xres ||
        GET_GLOBAL(m->depth) > max_bpp ||
        mem > max_mem)
        return 0;

    return 1;
}

int
bochsvga_list_modes(u16 seg, u16 ptr)
{
    int count = 0;
    u16 *dest = (u16 *)(u32)ptr;
    struct mode *m;

    for (m = bochsvga_modes; GET_GLOBAL(m->mode); m++) {
        if (!mode_valid(m))
            continue;

        dprintf(1, "VBE found mode %x valid.\n", GET_GLOBAL(m->mode));
        SET_FARVAR(seg, dest[count], GET_GLOBAL(m->mode));

        count++;
    }

    SET_FARVAR(seg, dest[count], 0xffff); /* End of list */

    return count;
}

int
bochsvga_mode_info(u16 mode, struct vbe_modeinfo *info)
{
    struct mode *m;

    m = find_mode_entry(mode);
    if (!m || !mode_valid(m))
        return -1;

    info->width = GET_GLOBAL(m->width);
    info->height = GET_GLOBAL(m->height);
    info->depth = GET_GLOBAL(m->depth);

    info->linesize = info->width * ((info->depth + 7) / 8);
    info->phys_base = GET_GLOBAL(pci_lfb_addr);
    info->vram_size = bochsvga_total_mem() * 64 * 1024;

    return 0;
}

void
bochsvga_hires_enable(int enable)
{
    u16 flags = enable ?
        VBE_DISPI_ENABLED |
        VBE_DISPI_LFB_ENABLED |
        VBE_DISPI_NOCLEARMEM : 0;

    dispi_write(VBE_DISPI_INDEX_ENABLE, flags);
}

void
bochsvga_set_mode(u16 mode, struct vbe_modeinfo *info)
{
    if (info->depth == 4)
        vga_set_mode(0x6a, 0);
    if (info->depth == 8)
        // XXX load_dac_palette(3);
        ;

    dispi_write(VBE_DISPI_INDEX_BPP, info->depth);
    dispi_write(VBE_DISPI_INDEX_XRES, info->width);
    dispi_write(VBE_DISPI_INDEX_YRES, info->height);
    dispi_write(VBE_DISPI_INDEX_BANK, 0);

    /* VGA compat setup */
    //XXX: This probably needs some reverse engineering
    u8 v;
    outw(0x0011, VGAREG_VGA_CRTC_ADDRESS);
    outw(((info->width * 4 - 1) << 8) | 0x1, VGAREG_VGA_CRTC_ADDRESS);
    dispi_write(VBE_DISPI_INDEX_VIRT_WIDTH, info->width);
    outw(((info->height - 1) << 8) | 0x12, VGAREG_VGA_CRTC_ADDRESS);
    outw(((info->height - 1) & 0xff00) | 0x7, VGAREG_VGA_CRTC_ADDRESS);
    v = inb(VGAREG_VGA_CRTC_DATA) & 0xbd;
    if (v & 0x1)
        v |= 0x2;
    if (v & 0x2)
        v |= 0x40;
    outb(v, VGAREG_VGA_CRTC_DATA);

    outw(0x9, VGAREG_VGA_CRTC_ADDRESS);
    outb(0x17, VGAREG_VGA_CRTC_ADDRESS);
    outb(inb(VGAREG_VGA_CRTC_DATA) | 0x3, VGAREG_VGA_CRTC_DATA);
    v = inb(VGAREG_ACTL_RESET);
    outw(0x10, VGAREG_ACTL_ADDRESS);
    v = inb(VGAREG_ACTL_READ_DATA) | 0x1;
    outb(v, VGAREG_ACTL_ADDRESS);
    outb(0x20, VGAREG_ACTL_ADDRESS);
    outw(0x0506, VGAREG_GRDC_ADDRESS);
    outw(0x0f02, VGAREG_SEQU_ADDRESS);
    if (info->depth >= 8) {
        outb(0x14, VGAREG_VGA_CRTC_ADDRESS);
        outb(inb(VGAREG_VGA_CRTC_DATA) | 0x40, VGAREG_VGA_CRTC_DATA);
        v = inb(VGAREG_ACTL_RESET);
        outw(0x10, VGAREG_ACTL_ADDRESS);
        v = inb(VGAREG_ACTL_READ_DATA) | 0x40;
        outb(v, VGAREG_ACTL_ADDRESS);
        outb(0x20, VGAREG_ACTL_ADDRESS);
        outb(0x04, VGAREG_SEQU_ADDRESS);
        v = inb(VGAREG_SEQU_DATA) | 0x08;
        outb(v, VGAREG_SEQU_DATA);
        outb(0x05, VGAREG_GRDC_ADDRESS);
        v = inb(VGAREG_GRDC_DATA) & 0x9f;
        outb(v | 0x40, VGAREG_GRDC_DATA);
    }

    SET_BDA(vbe_mode, mode);
}

void
bochsvga_clear_scr(void)
{
    u16 en;

    en = dispi_read(VBE_DISPI_INDEX_ENABLE);
    en &= ~VBE_DISPI_NOCLEARMEM;
    dispi_write(VBE_DISPI_INDEX_ENABLE, en);
}

int
bochsvga_hires_enabled(void)
{
    return dispi_read(VBE_DISPI_INDEX_ENABLE) & VBE_DISPI_ENABLED;
}

u16
bochsvga_curr_mode(void)
{
    return GET_BDA(vbe_mode);
}