1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
|
// Internal timer support.
//
// Copyright (C) 2008-2013 Kevin O'Connor <kevin@koconnor.net>
//
// This file may be distributed under the terms of the GNU LGPLv3 license.
#include "util.h" // dprintf
#include "pit.h" // PM_SEL_TIMER0
#include "ioport.h" // PORT_PIT_MODE
#include "config.h" // CONFIG_*
#include "biosvar.h" // GET_LOW
// Bits for PORT_PS2_CTRLB
#define PPCB_T2GATE (1<<0)
#define PPCB_SPKR (1<<1)
#define PPCB_T2OUT (1<<5)
#define PMTIMER_HZ 3579545 // Underlying Hz of the PM Timer
#define PMTIMER_TO_PIT 3 // Ratio of pmtimer rate to pit rate
#define PIT_TICK_INTERVAL 65536 // Default interval for 18.2Hz timer
u32 TimerKHz VARFSEG;
u8 no_tsc VARFSEG;
u16 pmtimer_ioport VARFSEG;
u32 pmtimer_wraps VARLOW;
u32 pmtimer_last VARLOW;
u8 ShiftTSC VARFSEG;
/****************************************************************
* Timer setup
****************************************************************/
#define CALIBRATE_COUNT 0x800 // Approx 1.7ms
// Calibrate the CPU time-stamp-counter
static void
tsctimer_setup(void)
{
// Setup "timer2"
u8 orig = inb(PORT_PS2_CTRLB);
outb((orig & ~PPCB_SPKR) | PPCB_T2GATE, PORT_PS2_CTRLB);
/* binary, mode 0, LSB/MSB, Ch 2 */
outb(PM_SEL_TIMER2|PM_ACCESS_WORD|PM_MODE0|PM_CNT_BINARY, PORT_PIT_MODE);
/* LSB of ticks */
outb(CALIBRATE_COUNT & 0xFF, PORT_PIT_COUNTER2);
/* MSB of ticks */
outb(CALIBRATE_COUNT >> 8, PORT_PIT_COUNTER2);
u64 start = rdtscll();
while ((inb(PORT_PS2_CTRLB) & PPCB_T2OUT) == 0)
;
u64 end = rdtscll();
// Restore PORT_PS2_CTRLB
outb(orig, PORT_PS2_CTRLB);
// Store calibrated cpu khz.
u64 diff = end - start;
dprintf(6, "tsc calibrate start=%u end=%u diff=%u\n"
, (u32)start, (u32)end, (u32)diff);
u64 t = DIV_ROUND_UP(diff * PMTIMER_HZ, CALIBRATE_COUNT);
while (t >= (1<<24)) {
ShiftTSC++;
t = (t + 1) >> 1;
}
TimerKHz = DIV_ROUND_UP((u32)t, 1000 * PMTIMER_TO_PIT);
dprintf(1, "CPU Mhz=%u\n", (TimerKHz << ShiftTSC) / 1000);
}
// Setup internal timers.
void
timer_setup(void)
{
if (CONFIG_PMTIMER && GET_GLOBAL(pmtimer_ioport)) {
dprintf(3, "pmtimer already configured; will not calibrate TSC\n");
return;
}
u32 eax, ebx, ecx, edx, cpuid_features = 0;
cpuid(0, &eax, &ebx, &ecx, &edx);
if (eax > 0)
cpuid(1, &eax, &ebx, &ecx, &cpuid_features);
if (!(cpuid_features & CPUID_TSC)) {
no_tsc = 1;
TimerKHz = DIV_ROUND_UP(PMTIMER_HZ, 1000 * PMTIMER_TO_PIT);
dprintf(3, "386/486 class CPU. Using TSC emulation\n");
return;
}
tsctimer_setup();
}
void
pmtimer_setup(u16 ioport)
{
if (!CONFIG_PMTIMER)
return;
dprintf(1, "Using pmtimer, ioport 0x%x\n", ioport);
pmtimer_ioport = ioport;
TimerKHz = DIV_ROUND_UP(PMTIMER_HZ, 1000);
}
/****************************************************************
* Internal timer reading
****************************************************************/
/* TSC emulation timekeepers */
u32 TSC_8254 VARLOW;
int Last_TSC_8254 VARLOW;
static u32
pittimer_read(void)
{
/* read timer 0 current count */
u32 ret = GET_LOW(TSC_8254);
/* readback mode has slightly shifted registers, works on all
* 8254, readback PIT0 latch */
outb(PM_SEL_READBACK | PM_READ_VALUE | PM_READ_COUNTER0, PORT_PIT_MODE);
int cnt = (inb(PORT_PIT_COUNTER0) | (inb(PORT_PIT_COUNTER0) << 8));
int d = GET_LOW(Last_TSC_8254) - cnt;
/* Determine the ticks count from last invocation of this function */
ret += (d > 0) ? d : (PIT_TICK_INTERVAL + d);
SET_LOW(Last_TSC_8254, cnt);
SET_LOW(TSC_8254, ret);
return ret;
}
static u32
pmtimer_read(void)
{
u16 ioport = GET_GLOBAL(pmtimer_ioport);
u32 wraps = GET_LOW(pmtimer_wraps);
u32 pmtimer = inl(ioport) & 0xffffff;
if (pmtimer < GET_LOW(pmtimer_last)) {
wraps++;
SET_LOW(pmtimer_wraps, wraps);
}
SET_LOW(pmtimer_last, pmtimer);
dprintf(9, "pmtimer: %u:%u\n", wraps, pmtimer);
return wraps << 24 | pmtimer;
}
static u32
timer_read(void)
{
if (unlikely(GET_GLOBAL(no_tsc)))
return pittimer_read();
if (CONFIG_PMTIMER && GET_GLOBAL(pmtimer_ioport))
return pmtimer_read();
return rdtscll() >> GET_GLOBAL(ShiftTSC);
}
int
timer_check(u32 end)
{
return (s32)(timer_read() - end) > 0;
}
static void
timer_delay(u32 diff)
{
u32 start = timer_read();
u32 end = start + diff;
while (!timer_check(end))
cpu_relax();
}
static void
timer_sleep(u32 diff)
{
u32 start = timer_read();
u32 end = start + diff;
while (!timer_check(end))
yield();
}
void ndelay(u32 count) {
timer_delay(DIV_ROUND_UP(count * GET_GLOBAL(TimerKHz), 1000000));
}
void udelay(u32 count) {
timer_delay(DIV_ROUND_UP(count * GET_GLOBAL(TimerKHz), 1000));
}
void mdelay(u32 count) {
timer_delay(count * GET_GLOBAL(TimerKHz));
}
void nsleep(u32 count) {
timer_sleep(DIV_ROUND_UP(count * GET_GLOBAL(TimerKHz), 1000000));
}
void usleep(u32 count) {
timer_sleep(DIV_ROUND_UP(count * GET_GLOBAL(TimerKHz), 1000));
}
void msleep(u32 count) {
timer_sleep(count * GET_GLOBAL(TimerKHz));
}
// Return the TSC value that is 'msecs' time in the future.
u32
timer_calc(u32 msecs)
{
return timer_read() + (GET_GLOBAL(TimerKHz) * msecs);
}
u32
timer_calc_usec(u32 usecs)
{
return timer_read() + DIV_ROUND_UP(GET_GLOBAL(TimerKHz) * usecs, 1000);
}
/****************************************************************
* IRQ based timer
****************************************************************/
// Return the number of milliseconds in 'ticks' number of timer irqs.
u32
ticks_to_ms(u32 ticks)
{
u32 t = PIT_TICK_INTERVAL * 1000 * PMTIMER_TO_PIT * ticks;
return DIV_ROUND_UP(t, PMTIMER_HZ);
}
// Return the number of timer irqs in 'ms' number of milliseconds.
u32
ticks_from_ms(u32 ms)
{
u32 t = DIV_ROUND_UP((u64)ms * PMTIMER_HZ, PIT_TICK_INTERVAL);
return DIV_ROUND_UP(t, 1000 * PMTIMER_TO_PIT);
}
// Calculate the timer value at 'count' number of full timer ticks in
// the future.
u32
irqtimer_calc_ticks(u32 count)
{
return (GET_BDA(timer_counter) + count + 1) % TICKS_PER_DAY;
}
// Return the timer value that is 'msecs' time in the future.
u32
irqtimer_calc(u32 msecs)
{
if (!msecs)
return GET_BDA(timer_counter);
return irqtimer_calc_ticks(ticks_from_ms(msecs));
}
// Check if the given timer value has passed.
int
irqtimer_check(u32 end)
{
return (((GET_BDA(timer_counter) + TICKS_PER_DAY - end) % TICKS_PER_DAY)
< (TICKS_PER_DAY/2));
}
|