1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
|
// Rom layout and bios assembler to C interface.
//
// Copyright (C) 2008 Kevin O'Connor <kevin@koconnor.net>
// Copyright (C) 2002 MandrakeSoft S.A.
//
// This file may be distributed under the terms of the GNU GPLv3 license.
#include "config.h" // CONFIG_*
#include "ioport.h" // PORT_A20
#include "bregs.h" // CR0_*
#include "../out/asm-offsets.h" // BREGS_*
/****************************************************************
* Include of 16bit C code
****************************************************************/
.code16gcc
.include "out/blob.16.s"
/****************************************************************
* Entry macros
****************************************************************/
// Call a C function - this does the minimal work necessary to
// call into C. It sets up %ds, backs up %es, and backs up
// those registers that are call clobbered by the C compiler.
.macro ENTRY cfunc
cld
pushl %eax // Save registers clobbered by C code
pushl %ecx
pushl %edx
pushw %es
pushw %ds
movw %ss, %ax // Move %ss to %ds
movw %ax, %ds
pushl %esp // Backup %esp, then clear high bits
movzwl %sp, %esp
calll \cfunc
popl %esp // Restore %esp (including high bits)
popw %ds // Restore registers saved above
popw %es
popl %edx
popl %ecx
popl %eax
.endm
// Call a C function with current register list as an
// argument. This backs up the registers and sets %eax
// to point to the backup. On return, the registers are
// restored from the structure.
.macro ENTRY_ARG cfunc
cld
pushl %eax // Save registers (matches struct bregs)
pushl %ecx
pushl %edx
pushl %ebx
pushl %esi
pushl %edi
pushw %es
pushw %ds
movw %ss, %ax // Move %ss to %ds
movw %ax, %ds
movl %esp, %ebx // Backup %esp, then zero high bits
movzwl %sp, %esp
movl %esp, %eax // First arg is pointer to struct bregs
calll \cfunc
movl %ebx, %esp // Restore %esp (including high bits)
popw %ds // Restore registers (from struct bregs)
popw %es
popl %edi
popl %esi
popl %ebx
popl %edx
popl %ecx
popl %eax
.endm
// As above, but don't mangle %esp
.macro ENTRY_ARG_ESP cfunc
cld
pushl %eax // Save registers (matches struct bregs)
pushl %ecx
pushl %edx
pushl %ebx
pushl %esi
pushl %edi
pushw %es
pushw %ds
movw %ss, %ax // Move %ss to %ds
movw %ax, %ds
movl %esp, %eax // First arg is pointer to struct bregs
calll \cfunc
popw %ds // Restore registers (from struct bregs)
popw %es
popl %edi
popl %esi
popl %ebx
popl %edx
popl %ecx
popl %eax
.endm
// Macro to reset the 16bit stack
// Clobbers %ax
.macro RESET_STACK
xorw %ax, %ax
movw %ax, %ss
movl $ BUILD_STACK_ADDR , %esp
cld
.endm
// Specify a location in the fixed part of bios area.
.macro ORG addr
.section .text.fixed.addr
.org \addr - BUILD_START_FIXED
.endm
/****************************************************************
* POST handler
****************************************************************/
ORG 0xe05b
post16:
// enable cache
movl %cr0, %eax
andl $~(CR0_CD|CR0_NW), %eax
movl %eax, %cr0
// init the stack pointer
RESET_STACK
pushl $_code32__start
// Fall through to transition32 function below
/****************************************************************
* Call trampolines
****************************************************************/
// Place CPU into 32bit mode from 16bit mode.
// Clobbers: %eax, flags, stack registers, cr0, idt/gdt
transition32:
// Disable irqs
cli
// enable a20
inb $PORT_A20, %al
orb $A20_ENABLE_BIT, %al
outb %al, $PORT_A20
// Set segment descriptors
lidt %cs:pmode_IDT_info
lgdt %cs:rombios32_gdt_48
// Enable protected mode
movl %cr0, %eax
orl $CR0_PE, %eax
movl %eax, %cr0
// start protected mode code
ljmpl $SEG32_MODE32_CS, $(BUILD_BIOS_ADDR + 1f)
.code32
1:
// init data segments
movl $SEG32_MODE32_DS, %eax
movw %ax, %ds
movw %ax, %es
movw %ax, %ss
xorl %eax, %eax
movw %ax, %fs
movw %ax, %gs
retl
// Call a 16bit function from 32bit mode.
// %eax = address of struct bregs
// Clobbers: all gp registers, flags, stack registers, cr0, idt/gdt
.global __call16_from32
__call16_from32:
pushl %eax
// restore data segment limits to 0xffff
movw $SEG32_MODE16_DS, %ax
movw %ax, %ds
movw %ax, %es
movw %ax, %ss
movw %ax, %fs
movw %ax, %gs
// disable a20
inb $PORT_A20, %al
andb $~A20_ENABLE_BIT, %al
outb %al, $PORT_A20
// Jump to 16bit mode
ljmpw $SEG32_MODE16_CS, $1f
.code16gcc
1:
// Disable protected mode
movl %cr0, %eax
andl $~CR0_PE, %eax
movl %eax, %cr0
// far jump to flush CPU queue after transition to real mode
ljmpw $SEG_BIOS, $2f
2:
// restore IDT to normal real-mode defaults
lidt %cs:rmode_IDT_info
// Clear segment registers
xorw %ax, %ax
movw %ax, %fs
movw %ax, %gs
movw %ax, %es
movw %ax, %ds
movw %ax, %ss // Assume stack is in segment 0
popl %eax
// Set __call16 return address to be transition32
pushl $transition32
// Fall through to __call16
// Call a 16bit function from 16bit mode with a specified cpu register state
// %eax = address of struct bregs
// Clobbers: all gp registers, es
.global __call16
__call16:
// Save eax
pushl %eax
// Setup for iretw call
pushw $SEG_BIOS
pushw $1f // return point
pushw BREGS_flags(%eax) // flags
pushl BREGS_ip(%eax) // CS:IP
// Load calling registers.
movl BREGS_edi(%eax), %edi
movl BREGS_esi(%eax), %esi
movl BREGS_ebx(%eax), %ebx
movl BREGS_edx(%eax), %edx
movl BREGS_ecx(%eax), %ecx
movw BREGS_es(%eax), %es
movw BREGS_ds(%eax), %ds
movl %ss:BREGS_eax(%eax), %eax
// Invoke call
iretw // XXX - just do a lcalll
1:
// Store flags, eax, ecx
pushfw
pushl %eax
movl 0x06(%esp), %eax
movl %ecx, %ss:BREGS_ecx(%eax)
movw %ds, %ss:BREGS_ds(%eax)
movw %ss, %cx
movw %cx, %ds // Restore %ds == %ss
popl %ecx
movl %ecx, BREGS_eax(%eax)
popw %cx
movw %cx, BREGS_flags(%eax)
// Store remaining registers
movw %es, BREGS_es(%eax)
movl %edi, BREGS_edi(%eax)
movl %esi, BREGS_esi(%eax)
movl %ebx, BREGS_ebx(%eax)
movl %edx, BREGS_edx(%eax)
// Remove %eax
popl %eax
cld
retl
// APM trampolines
.global apm16protected_entry
apm16protected_entry:
pushfw // save flags
pushl %eax // dummy
ENTRY_ARG handle_1553
addw $4, %sp // pop dummy
popfw // restore flags
lretw
.code32
.global apm32protected_entry
apm32protected_entry:
pushfw
pushw %cs // Setup for long jump to 16bit mode
pushw $1f
addw $8, 2(%esp)
ljmpw *(%esp)
.code16gcc
1:
ENTRY_ARG_ESP handle_1553
movw $2f,(%esp) // Setup for long jump back to 32bit mode
subw $8, 2(%esp)
ljmpw *(%esp)
.code32
2:
addl $4, %esp // pop call address
popfw
lretl
// 32bit elf entry point
.global post32
post32:
cli
cld
lidtl (BUILD_BIOS_ADDR + pmode_IDT_info)
lgdtl (BUILD_BIOS_ADDR + rombios32_gdt_48)
movl $BUILD_STACK_ADDR, %esp
ljmpl $SEG32_MODE32_CS, $_code32__start
.code16gcc
// Shutdown a CPU. We want this in the 0xf000 section to ensure that
// the code wont be overwritten with something else. (Should
// something spurious wake up the CPU, we want to be sure that the hlt
// insn will still be present and will shutdown the CPU.)
.global permanent_halt
permanent_halt:
cli
1: hlt
jmp 1b
/****************************************************************
* GDT and IDT tables
****************************************************************/
// Protected mode IDT descriptor
//
// I just make the limit 0, so the machine will shutdown
// if an exception occurs during protected mode memory
// transfers.
//
// Set base to f0000 to correspond to beginning of BIOS,
// in case I actually define an IDT later
// Set limit to 0
pmode_IDT_info:
.word 0x0000 // limit 15:00
.long 0xf0000 // base 16:47
// Real mode IDT descriptor
//
// Set to typical real-mode values.
// base = 000000
// limit = 03ff
rmode_IDT_info:
.word 0x03ff // limit 15:00
.long 0 // base 16:47
rombios32_gdt_48:
.word 0x30
.word rombios32_gdt
.word 0x000f
.balign 8
rombios32_gdt:
.word 0, 0, 0, 0
.word 0, 0, 0, 0
// 32 bit flat code segment (SEG32_MODE32_CS)
.word 0xffff, 0, 0x9b00, 0x00cf
// 32 bit flat data segment (SEG32_MODE32_DS)
.word 0xffff, 0, 0x9300, 0x00cf
// 16 bit code segment base=0xf0000 limit=0xffff (SEG32_MODE16_CS)
.word 0xffff, 0, 0x9b0f, 0x0000
// 16 bit data segment base=0x0 limit=0xffff (SEG32_MODE16_DS)
.word 0xffff, 0, 0x9300, 0x0000
// We need a copy of this string in the 0xf000 segment, but we are not
// actually a PnP BIOS, so make sure it is *not* aligned, so OSes will
// not see it if they scan.
.global pnp_string
.balign 2
.byte 0
pnp_string:
.ascii "$PnP"
/****************************************************************
* Interrupt entry points
****************************************************************/
// Define an entry point for an interrupt (no args passed).
.macro IRQ_ENTRY num
.global entry_\num
entry_\num :
cli // In case something far-calls instead of using "int"
ENTRY handle_\num
iretw
.endm
// Define an entry point for an interrupt (can read/modify args).
.macro IRQ_ENTRY_ARG num
.global entry_\num
entry_\num :
cli // In case something far-calls instead of using "int"
ENTRY_ARG handle_\num
iretw
.endm
ORG 0xe2c3
IRQ_ENTRY nmi
IRQ_ENTRY_ARG 13
IRQ_ENTRY_ARG 12
IRQ_ENTRY_ARG 11
IRQ_ENTRY 76
IRQ_ENTRY 1c
IRQ_ENTRY 70
ORG 0xe3fe
jmp entry_13
ORG 0xe401
// XXX - Fixed Disk Parameter Table
ORG 0xe6f2
jmp entry_19
ORG 0xe6f5
.include "out/cbt.proc.16.s"
.text
ORG 0xe729
// XXX - Baud Rate Generator Table
ORG 0xe739
IRQ_ENTRY_ARG 14
IRQ_ENTRY 74
IRQ_ENTRY 75
// int 18/19 are special - they reset the stack and do not return.
.global entry_19
entry_19:
RESET_STACK
pushl $_code32_handle_19
jmp transition32
.global entry_18
entry_18:
RESET_STACK
pushl $_code32_handle_18
jmp transition32
// IRQ trampolines
.macro IRQ_TRAMPOLINE num
.global irq_trampoline_0x\num
irq_trampoline_0x\num :
int $0x\num
lretw
.endm
IRQ_TRAMPOLINE 02
IRQ_TRAMPOLINE 10
IRQ_TRAMPOLINE 13
IRQ_TRAMPOLINE 15
IRQ_TRAMPOLINE 16
IRQ_TRAMPOLINE 18
IRQ_TRAMPOLINE 19
IRQ_TRAMPOLINE 1c
IRQ_TRAMPOLINE 4a
ORG 0xe82e
IRQ_ENTRY_ARG 16
entry_hwirq:
ENTRY handle_hwirq
ORG 0xe987
IRQ_ENTRY 09
ORG 0xec59
IRQ_ENTRY_ARG 40
ORG 0xef57
IRQ_ENTRY 0e
ORG 0xefc7
.include "out/floppy_dbt.proc.16.s"
.text
ORG 0xefd2
IRQ_ENTRY_ARG 17
ORG 0xf045
// XXX int 10
iretw
ORG 0xf065
IRQ_ENTRY_ARG 10
ORG 0xf0a4
// XXX int 1D
iretw
.global freespace2_start, freespace2_end
freespace2_start:
ORG 0xf841
freespace2_end:
jmp entry_12
ORG 0xf84d
jmp entry_11
ORG 0xf859
IRQ_ENTRY_ARG 15
ORG 0xfa6e
.include "out/font.proc.16.s"
.text
ORG 0xfe6e
IRQ_ENTRY_ARG 1a
ORG 0xfea5
IRQ_ENTRY 08
ORG 0xfef3
// XXX - Initial Interrupt Vector Offsets Loaded by POST
ORG 0xff00
// XXX - BIOS_COPYRIGHT_STRING
.ascii "(c) 2002 MandrakeSoft S.A. Written by Kevin Lawton & the Bochs team."
ORG 0xff53
.global dummy_iret_handler
dummy_iret_handler:
iretw
ORG 0xff54
IRQ_ENTRY_ARG 05
ORG 0xfff0 // Power-up Entry Point
ljmpw $SEG_BIOS, $post16
ORG 0xfff5
// BIOS build date
.ascii "06/23/99"
ORG 0xfffe
.byte CONFIG_MODEL_ID
.global bios_checksum
bios_checksum:
.byte 0x00
.end
|