aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorJussi Pakkanen <jpakkane@gmail.com>2018-12-11 01:14:41 +0200
committerJussi Pakkanen <jpakkane@gmail.com>2018-12-11 20:56:35 +0200
commit131459bd05d8d5fbc118892872293704dd6f93a1 (patch)
treea51368f2fa2afcb3139645a3e3fadce85e41ce5e
parent194adc828f6932c32268126e99c25eede13a9be0 (diff)
downloadmeson-131459bd05d8d5fbc118892872293704dd6f93a1.zip
meson-131459bd05d8d5fbc118892872293704dd6f93a1.tar.gz
meson-131459bd05d8d5fbc118892872293704dd6f93a1.tar.bz2
Add Renesas RL78 CPU family. Closes #4606.
-rw-r--r--docs/markdown/Reference-tables.md1
-rw-r--r--mesonbuild/environment.py1
2 files changed, 2 insertions, 0 deletions
diff --git a/docs/markdown/Reference-tables.md b/docs/markdown/Reference-tables.md
index b561e86..0de1893 100644
--- a/docs/markdown/Reference-tables.md
+++ b/docs/markdown/Reference-tables.md
@@ -59,6 +59,7 @@ set in the cross file.
| ppc64 | 64 bit PPC processors |
| riscv32 | 32 bit RISC-V Open ISA|
| riscv64 | 64 bit RISC-V Open ISA|
+| rl78 | Renesas RL78 |
| rx | Renesas RX 32 bit MCU |
| s390x | IBM zSystem s390x |
| sparc | 32 bit SPARC |
diff --git a/mesonbuild/environment.py b/mesonbuild/environment.py
index 2ccd31e..44f40e5 100644
--- a/mesonbuild/environment.py
+++ b/mesonbuild/environment.py
@@ -84,6 +84,7 @@ known_cpu_families = (
'ppc64',
'riscv32',
'riscv64',
+ 'rl78',
'rx',
's390x',
'sparc',