aboutsummaryrefslogtreecommitdiff
path: root/tcg
AgeCommit message (Expand)AuthorFilesLines
2023-05-30tcg: Remove TCG_TARGET_TLB_DISPLACEMENT_BITSRichard Henderson9-9/+0
2023-05-30tcg/s390x: Support 128-bit load/storeRichard Henderson3-4/+107
2023-05-30tcg/ppc: Support 128-bit load/storeRichard Henderson4-13/+101
2023-05-30tcg/aarch64: Support 128-bit load/storeRichard Henderson3-3/+151
2023-05-30tcg/aarch64: Simplify constraints on qemu_ld/stRichard Henderson3-29/+19
2023-05-30tcg/aarch64: Reserve TCG_REG_TMP1, TCG_REG_TMP2Richard Henderson1-2/+7
2023-05-30tcg/aarch64: Rename temporariesRichard Henderson1-25/+25
2023-05-30tcg/i386: Support 128-bit load/storeRichard Henderson2-5/+190
2023-05-30tcg: Fix register move type in tcg_out_ld_helper_retRichard Henderson1-2/+2
2023-05-25tcg/riscv: Support CTZ, CLZ from ZbbRichard Henderson3-4/+40
2023-05-25tcg/riscv: Implement movcondRichard Henderson3-3/+141
2023-05-25tcg/riscv: Improve setcond expansionRichard Henderson1-36/+114
2023-05-25tcg/riscv: Support CPOP from ZbbRichard Henderson2-2/+11
2023-05-25tcg/riscv: Support REV8 from ZbbRichard Henderson2-5/+34
2023-05-25tcg/riscv: Support rotates from ZbbRichard Henderson2-2/+36
2023-05-25tcg/riscv: Use ADD.UW for guest address generationRichard Henderson1-11/+22
2023-05-25tcg/riscv: Support ADD.UW, SEXT.B, SEXT.H, ZEXT.H from Zba+ZbbRichard Henderson1-8/+24
2023-05-25tcg/riscv: Support ANDN, ORN, XNOR from ZbbRichard Henderson4-6/+49
2023-05-25tcg/riscv: Probe for Zba, Zbb, Zicond extensionsRichard Henderson2-0/+102
2023-05-25tcg/mips: Replace MIPS_BE with HOST_BIG_ENDIANRichard Henderson1-26/+20
2023-05-25tcg/mips: Use qemu_build_not_reached for LO/HI_OFFRichard Henderson1-5/+3
2023-05-25tcg/mips: Try three insns with shift and add in tcg_out_moviRichard Henderson1-0/+44
2023-05-25tcg/mips: Try tb-relative addresses in tcg_out_moviRichard Henderson1-0/+13
2023-05-25tcg/mips: Aggressively use the constant pool for n64 callsRichard Henderson1-3/+13
2023-05-25tcg/mips: Use the constant pool for 64-bit constantsRichard Henderson2-17/+49
2023-05-25tcg/mips: Split out tcg_out_movi_twoRichard Henderson1-11/+24
2023-05-25tcg/mips: Split out tcg_out_movi_oneRichard Henderson1-6/+20
2023-05-25tcg/mips: Create and use TCG_REG_TBRichard Henderson1-10/+59
2023-05-25tcg/mips: Unify TCG_GUEST_BASE_REG testsRichard Henderson1-1/+1
2023-05-25tcg/mips: Move TCG_GUEST_BASE_REG to S7Richard Henderson1-2/+2
2023-05-25tcg/mips: Move TCG_AREG0 to S8Richard Henderson2-3/+3
2023-05-23tcg: Remove USE_TCG_OPTIMIZATIONSRichard Henderson1-5/+0
2023-05-23tcg: Remove DEBUG_DISASRichard Henderson1-8/+1
2023-05-23accel/tcg: Unify cpu_{ld,st}*_{be,le}_mmuRichard Henderson1-4/+2
2023-05-23util: Add cpuinfo-aarch64.cRichard Henderson2-42/+4
2023-05-23tcg/i386: Use host/cpuinfo.hRichard Henderson2-129/+22
2023-05-18meson: remove static_kwargsPaolo Bonzini1-1/+1
2023-05-16tcg: Split out exec/user/guest-base.hRichard Henderson1-0/+3
2023-05-16tcg: Add tlb_dyn_max_bits to TCGContextRichard Henderson2-2/+2
2023-05-16tcg: Add page_bits and page_mask to TCGContextRichard Henderson9-29/+29
2023-05-16tcg: Remove TARGET_LONG_BITS, TCG_TYPE_TLRichard Henderson1-13/+14
2023-05-16tcg/mips: Remove TARGET_LONG_BITS, TCG_TYPE_TLRichard Henderson1-19/+23
2023-05-16tcg/loongarch64: Remove TARGET_LONG_BITS, TCG_TYPE_TLRichard Henderson1-4/+5
2023-05-16tcg/aarch64: Remove TARGET_LONG_BITS, TCG_TYPE_TLRichard Henderson1-6/+5
2023-05-16tcg/aarch64: Remove USE_GUEST_BASERichard Henderson1-10/+9
2023-05-16tcg/arm: Remove TARGET_LONG_BITSRichard Henderson1-7/+7
2023-05-16tcg/i386: Remove TARGET_LONG_BITS, TCG_TYPE_TLRichard Henderson1-5/+3
2023-05-16tcg/i386: Adjust type of tlb_maskRichard Henderson1-2/+2
2023-05-16tcg/i386: Conditionalize tcg_out_extu_i32_i64Richard Henderson1-1/+3
2023-05-16tcg/i386: Always enable TCG_TARGET_HAS_extr[lh]_i64_i32Richard Henderson1-3/+3