aboutsummaryrefslogtreecommitdiff
path: root/tcg
AgeCommit message (Expand)AuthorFilesLines
2009-09-11X86_64: Use proper jumps/calls when displacement exceeds +-2Gmalc1-12/+19
2009-09-06When targeting PPU use rlwinm instead of andi. if possiblemalc1-8/+54
2009-08-25ARM back-end: Fix encode_immLaurent Desnogues1-0/+2
2009-08-22ARM back-end: Handle all possible immediates for ALU opsLaurent Desnogues1-5/+32
2009-08-22ARM back-end: Add TCG notLaurent Desnogues2-0/+6
2009-07-27rename WORDS_BIGENDIAN to HOST_WORDS_BIGENDIANJuan Quintela1-1/+1
2009-07-27rename DEBUG_TCG to CONFIG_DEBUG_TCGJuan Quintela2-2/+2
2009-07-27change HOST_SOLARIS to CONFIG_SOLARIS{_VERSION}Juan Quintela1-1/+1
2009-07-21Fix CONFIG_PROFILERBlue Swirl1-5/+3
2009-07-20Fix rbase initializationmalc1-1/+1
2009-07-18this patch improves the ARM back-end in the following way:Laurent Desnogues2-7/+37
2009-07-18tcg: Fix tcg_gen_rotr_i64Aurelien Jarno1-1/+1
2009-07-18PPC 32/64 GUEST_BASE supportmalc4-41/+127
2009-07-18Fix LHZX opcode valuemalc2-2/+2
2009-07-17Userspace guest address offsettingJuan Quintela1-1/+1
2009-07-17Userspace guest address offsettingPaul Brook7-33/+103
2009-07-17ARM host fixesPaul Brook2-4/+4
2009-05-13Include assert.h from qemu-common.hPaul Brook1-1/+0
2009-04-16tcg: make sure NDEBUG is defined before including <assert.h>aurel321-6/+7
2009-04-13Add a --enable-debug-tcg option to configureaurel322-4/+9
2009-04-11Remove reserved registers from tcg_target_reg_alloc_ordermalc1-4/+0
2009-04-11Whack [LS]MWmalc2-6/+0
2009-04-11Remove reserved registers from tcg_target_reg_alloc_ordermalc1-3/+0
2009-04-07tcg/tcg.h: fix a few typosaurel321-3/+3
2009-04-06tcg: add a CONST flag to TCG helpersaurel322-4/+12
2009-04-06tcg: improve comment about pure functionsaurel321-2/+2
2009-04-05tcg/x86_64: optimize register allocation orderaurel321-10/+9
2009-04-04Fix branches and TLB matches for 64 bit targetsblueswir11-13/+75
2009-04-04Allocate space for static call args, increase stack frame size on Sparc64blueswir12-9/+17
2009-03-29tcg: fix _tl aliases for divu/remuaurel321-4/+4
2009-03-29tcg: add _tl aliases for div/divu/rem/remuaurel321-0/+8
2009-03-28tcg/README: fix description of bswap32_i32/i64aurel321-1/+1
2009-03-13tcg/x86_64: add bswap16_i{32,64} and bswap32_i64 opsaurel322-0/+13
2009-03-13tcg/x86: add bswap16_i32 opsaurel322-0/+7
2009-03-13tcg: update README wrt recent bswap changesaurel321-6/+7
2009-03-13tcg: add _tl aliases to bswap16/32/64 TCG opsaurel321-0/+5
2009-03-13tcg: add bswap16_i64 and bswap32_i64 TCG opsaurel322-0/+64
2009-03-13tcg: optimize tcg_gen_bswap16_i32aurel321-8/+5
2009-03-13tcg: allow bswap16_i32 to be implemented by TCG backendsaurel321-0/+3
2009-03-13tcg: rename bswap_i32/i64 functionsaurel329-26/+26
2009-03-11tcg: move {not,neg}_i{32,64} definitions at the right placeaurel321-7/+7
2009-03-11tcg: fix commit r6805aurel321-18/+6
2009-03-10tcg-arm: fix qemu_ld64aurel321-2/+7
2009-03-10tcg: update TODOaurel321-2/+1
2009-03-10tcg/x86: add not/neg/extu/bswap/rot i32 opsaurel322-1/+48
2009-03-10tcg: optimize logical operationsaurel321-50/+60
2009-03-10Fix tcg after commit 6800aurel322-3/+4
2009-03-10tcg: use TCGV_EQUAL_I{32,64}aurel321-11/+11
2009-03-10tcg: define TCGV_EQUAL_I{32,64}aurel321-0/+3
2009-03-09tcg: optimize nor(X, Y, Y), used on PPC for not(X, Y)aurel321-10/+18