aboutsummaryrefslogtreecommitdiff
path: root/tcg
AgeCommit message (Expand)AuthorFilesLines
2013-07-15Merge git://github.com/hw-claudio/qemu-aarch64-queue into tcg-nextRichard Henderson1-53/+203
2013-07-15tcg/aarch64: Implement tlb lookup fast pathJani Kokkonen1-50/+174
2013-07-09tcg-arm: Implement tcg_register_jitRichard Henderson1-9/+67
2013-07-09tcg-i386: Use QEMU_BUILD_BUG_ON instead of assert for frame sizeRichard Henderson1-3/+3
2013-07-09tcg: Move the CIE and FDE header definitions to common codeRichard Henderson4-76/+51
2013-07-09tcg: Fix high_pc fields in .debug_infoRichard Henderson1-2/+2
2013-07-09tcg-arm: Use AT_PLATFORM to detect the host ISARichard Henderson1-4/+16
2013-07-09tcg-arm: Simplify logic in detecting the ARM ISA in useRichard Henderson1-39/+23
2013-07-09tcg-arm: Rename use_armv5_instructions to use_armvt5_instructionsRichard Henderson1-6/+6
2013-07-09tcg-arm: Make use of conditional availability of opcodes for divideRichard Henderson2-8/+22
2013-07-09tcg: Simplify logic using TCG_OPF_NOT_PRESENTRichard Henderson3-15/+18
2013-07-09tcg: Allow non-constant control macrosRichard Henderson1-1/+1
2013-07-09tcg-ppc64: Don't implement remRichard Henderson2-28/+2
2013-07-09tcg-ppc: Don't implement remRichard Henderson2-15/+1
2013-07-09tcg-arm: Don't implement remRichard Henderson2-16/+1
2013-07-09tcg: Split rem requirement from div requirementRichard Henderson12-12/+50
2013-07-03tcg/aarch64: implement ldst 12bit scaled uimm offsetClaudio Fontana1-3/+29
2013-06-17tcg-ppc64: rotr_i32 rotates wrong amountAnton Blanchard1-1/+1
2013-06-17tcg-ppc64: Fix add2_i64Anton Blanchard1-7/+7
2013-06-17tcg-ppc64: bswap64 rotates output 32 bitsAnton Blanchard1-2/+0
2013-06-17tcg-ppc64: Fix RLDCL opcodeAnton Blanchard1-5/+6
2013-06-14Merge remote-tracking branch 'pmaydell/tcg-aarch64.next' into stagingAnthony Liguori2-0/+1503
2013-06-12tcg/aarch64: implement user mode qemu ld/stJani Kokkonen1-5/+116
2013-06-12tcg/aarch64: implement sign/zero extend operationsClaudio Fontana2-12/+66
2013-06-12tcg/aarch64: implement byte swap operationsClaudio Fontana2-5/+37
2013-06-12tcg/aarch64: implement AND/TEST immediate patternClaudio Fontana1-0/+34
2013-06-12tcg/aarch64: improve arith shifted regs operationsClaudio Fontana1-18/+30
2013-06-12tcg/aarch64: implement new TCG target for aarch64Claudio Fontana2-0/+1260
2013-06-05tcg: Remove redundant tcg_target_init checksRichard Henderson3-19/+0
2013-05-09tcg/optimize: fix setcond2 optimizationAurelien Jarno1-0/+1
2013-05-03tcg-arm: Use movi32 in exit_tbRichard Henderson1-9/+7
2013-05-03tcg-arm: Fix 64-bit tlb load for pre-v6Richard Henderson1-1/+1
2013-04-27tcg-arm: Remove long jump from tcg_out_goto_labelRichard Henderson1-6/+1
2013-04-27tcg-arm: Convert to CONFIG_QEMU_LDST_OPTIMIZATIONRichard Henderson1-107/+202
2013-04-27tcg-arm: Use movi32 + blx for calls on v7Richard Henderson1-0/+3
2013-04-27tcg-arm: Delete the 'S' constraintRichard Henderson1-4/+2
2013-04-27tcg-arm: Improve scheduling of tcg_out_tlb_readRichard Henderson1-53/+57
2013-04-27tcg-arm: Split out tcg_out_tlb_readRichard Henderson1-99/+70
2013-04-27tcg-arm: Cleanup most primitive load store subroutinesRichard Henderson1-124/+111
2013-04-27tcg-arm: Cleanup multiply subroutinesRichard Henderson1-40/+45
2013-04-27tcg-arm: Use R12 for the tcg temporaryRichard Henderson1-1/+1
2013-04-27tcg-arm: Use TCG_REG_TMP name for the tcg temporaryRichard Henderson1-58/+60
2013-04-27tcg-arm: Implement division instructionsRichard Henderson2-1/+42
2013-04-27tcg-arm: Implement deposit for armv7Richard Henderson2-4/+42
2013-04-27tcg-arm: Improve constant generationRichard Henderson1-23/+44
2013-04-27tcg-arm: Handle constant arguments to add2/sub2Richard Henderson1-48/+58
2013-04-27tcg-arm: Use tcg_out_dat_rIN for comparesRichard Henderson1-20/+20
2013-04-27tcg-arm: Allow constant first argument to subRichard Henderson1-3/+12
2013-04-27tcg-arm: Handle negated constant arguments to and/subRichard Henderson1-6/+35
2013-04-27tcg-arm: Use bic to implement and with constantRichard Henderson2-14/+44
generated by cgit v1.1 at 2024-12-29 08:48:25 +0000