aboutsummaryrefslogtreecommitdiff
path: root/tcg/tcg.h
AgeCommit message (Expand)AuthorFilesLines
2015-06-03tci: do not use CPUArchState in tcg-target.hPaolo Bonzini1-1/+3
2015-05-14tcg: Add MO_ALIGN, MO_UNALNRichard Henderson1-0/+13
2015-05-14tcg: Push merged memop+mmu_idx parameter to softmmu routinesRichard Henderson1-19/+19
2015-05-14tcg: Merge memop and mmu_idx parameters to qemu_ld/stRichard Henderson1-0/+38
2015-05-05tcg: optimise memory layout of TCGTempEmilio G. Cota1-12/+14
2015-04-30tcg: Delete unused cpu_pc_from_tb()Peter Crosthwaite1-2/+4
2015-03-13tcg: Use tcg_malloc to allocate TCGLabelRichard Henderson1-11/+5
2015-03-13tcg: Change translator-side labels to a pointerRichard Henderson1-0/+30
2015-02-12tcg: Remove opcodes instead of noping them outRichard Henderson1-0/+1
2015-02-12tcg: Put opcodes in a linked listRichard Henderson1-17/+41
2015-02-12tcg: Introduce tcg_op_buf_count and tcg_op_buf_fullRichard Henderson1-0/+12
2015-02-12tcg: Move some opcode generation functions out of lineRichard Henderson1-3/+0
2014-12-17tcg: add separate monitor command to dump opcode countersMax Filippov1-0/+1
2014-09-29tcg: Always enable TCGv type checkingRichard Henderson1-55/+34
2014-06-05softmmu: move all load/store functions to cpu_ldst.hPaolo Bonzini1-13/+0
2014-05-28tcg: Remove sizemask and flags arguments to tcg_gen_callNRichard Henderson1-2/+2
2014-05-28tcg: Push tcg-runtime routines into exec/helper-*Richard Henderson1-2/+0
2014-05-12tcg: Make call address a constant parameterRichard Henderson1-1/+1
2014-05-12tcg: Require TCG_TARGET_INSN_UNIT_SIZERichard Henderson1-3/+2
2014-05-12tcg: Define tcg_insn_unit for code pointersRichard Henderson1-9/+30
2014-05-12tcg: Introduce byte pointer arithmetic helpersRichard Henderson1-0/+45
2014-04-28tcg: Add INDEX_op_trunc_shr_i32Richard Henderson1-0/+1
2014-04-18tcg: Relax requirement for mulu2_i32 on 32-bit hostsRichard Henderson1-1/+7
2014-02-08tcg: Add TCGV_UNUSED_PTR, TCGV_IS_UNUSED_PTR, TCGV_EQUAL_PTRPeter Maydell1-0/+3
2013-12-10tcg: Use bitmaps for free temporariesRichard Henderson1-5/+6
2013-10-10exec: Add both big- and little-endian memory helpersRichard Henderson1-16/+53
2013-10-10tcg: Add TCGMemOpRichard Henderson1-0/+54
2013-10-10tcg: Add tcg-be-ldst.hRichard Henderson1-29/+2
2013-10-10tcg: Merge tcg_register_helper into tcg_context_initRichard Henderson1-1/+0
2013-10-10tcg: Use a GHashTable for tcg_find_helperRichard Henderson1-9/+1
2013-10-10tcg: Delete tcg_helper_get_name declarationRichard Henderson1-1/+0
2013-09-02tcg: Introduce zero and sign-extended versions of load helpersRichard Henderson1-6/+15
2013-09-02exec: Split softmmu_defs.hRichard Henderson1-0/+43
2013-09-02tcg: Use uintptr_t in TCGHelperInfoRichard Henderson1-1/+1
2013-09-02tcg: Change relocation offsets to intptr_tRichard Henderson1-2/+2
2013-09-02tcg: Change memory offsets to intptr_tRichard Henderson1-5/+3
2013-09-02tcg: Change frame pointer offsets to intptr_tRichard Henderson1-5/+4
2013-09-02tcg: Define TCG_ptr properlyRichard Henderson1-3/+3
2013-09-02tcg: Define TCG_TYPE_PTR properlyRichard Henderson1-3/+6
2013-09-02tcg: Allow TCG_TARGET_REG_BITS to be specified independantlyRichard Henderson1-8/+11
2013-09-02tcg: Change tcg_qemu_tb_exec return to uintptr_tRichard Henderson1-2/+1
2013-09-02tcg: Add muluh and mulsh opcodesRichard Henderson1-0/+2
2013-07-09tcg: Simplify logic using TCG_OPF_NOT_PRESENTRichard Henderson1-1/+2
2013-07-09tcg: Split rem requirement from div requirementRichard Henderson1-0/+3
2013-03-03Handle CPU interrupts by inline checking of a flagPeter Maydell1-0/+5
2013-03-03tcg: Document tcg_qemu_tb_exec() and provide constants for low bit usesPeter Maydell1-1/+43
2013-02-23tcg: Add signed multiword multiplication operationsRichard Henderson1-0/+1
2013-02-23tcg: Add 64-bit multiword arithmetic operationsRichard Henderson1-0/+3
2013-02-23tcg: Make 32-bit multiword operations optional for 64-bit hostsRichard Henderson1-1/+5
2013-02-16TCG: Move translation block variables to new context inside tcg_ctx: tb_ctxEvgeny Voevodin1-0/+2
generated by cgit v1.1 at 2024-12-25 18:03:55 +0000