aboutsummaryrefslogtreecommitdiff
path: root/tcg/riscv
AgeCommit message (Expand)AuthorFilesLines
2023-05-25tcg/riscv: Support CTZ, CLZ from ZbbRichard Henderson3-4/+40
2023-05-25tcg/riscv: Implement movcondRichard Henderson3-3/+141
2023-05-25tcg/riscv: Improve setcond expansionRichard Henderson1-36/+114
2023-05-25tcg/riscv: Support CPOP from ZbbRichard Henderson2-2/+11
2023-05-25tcg/riscv: Support REV8 from ZbbRichard Henderson2-5/+34
2023-05-25tcg/riscv: Support rotates from ZbbRichard Henderson2-2/+36
2023-05-25tcg/riscv: Use ADD.UW for guest address generationRichard Henderson1-11/+22
2023-05-25tcg/riscv: Support ADD.UW, SEXT.B, SEXT.H, ZEXT.H from Zba+ZbbRichard Henderson1-8/+24
2023-05-25tcg/riscv: Support ANDN, ORN, XNOR from ZbbRichard Henderson4-6/+49
2023-05-25tcg/riscv: Probe for Zba, Zbb, Zicond extensionsRichard Henderson2-0/+102
2023-05-16tcg: Add page_bits and page_mask to TCGContextRichard Henderson1-2/+2
2023-05-16tcg: Split INDEX_op_qemu_{ld,st}* for guest address sizeRichard Henderson1-8/+16
2023-05-16tcg/riscv: Use atom_and_align_for_opcRichard Henderson1-5/+8
2023-05-16tcg: Add INDEX_op_qemu_{ld,st}_i128Richard Henderson1-0/+2
2023-05-16tcg: Introduce tcg_target_has_memory_bswapRichard Henderson2-2/+5
2023-05-16tcg/riscv: Support softmmu unaligned accessesRichard Henderson1-20/+28
2023-05-16tcg/riscv: Use full load/store helpers in user-only modeRichard Henderson1-29/+0
2023-05-16tcg: Unify helper_{be,le}_{ld,st}*Richard Henderson1-42/+0
2023-05-11tcg/riscv: Simplify constraints on qemu_ld/stRichard Henderson3-16/+3
2023-05-11tcg/riscv: Convert tcg_out_qemu_{ld,st}_slow_pathRichard Henderson1-27/+10
2023-05-11tcg/riscv: Introduce prepare_host_addrRichard Henderson1-139/+114
2023-05-05tcg/riscv: Rationalize args to tcg_out_qemu_{ld,st}Richard Henderson1-42/+24
2023-05-05tcg/riscv: Require TCG_TARGET_REG_BITS == 64Richard Henderson3-190/+72
2023-04-23tcg/riscv: Conditionalize tcg_out_exts_i32_i64Richard Henderson1-1/+3
2023-04-23tcg: Introduce tcg_out_xchgRichard Henderson1-0/+5
2023-04-23tcg: Introduce tcg_out_movextRichard Henderson1-11/+2
2023-04-23tcg: Split out tcg_out_extrl_i64_i32Richard Henderson1-4/+6
2023-04-23tcg: Split out tcg_out_extu_i32_i64Richard Henderson1-4/+6
2023-04-23tcg: Split out tcg_out_exts_i32_i64Richard Henderson1-1/+6
2023-04-23tcg: Split out tcg_out_ext32uRichard Henderson1-1/+1
2023-04-23tcg: Split out tcg_out_ext32sRichard Henderson1-1/+1
2023-04-23tcg: Split out tcg_out_ext16uRichard Henderson1-5/+2
2023-04-23tcg: Split out tcg_out_ext16sRichard Henderson1-6/+3
2023-04-23tcg: Split out tcg_out_ext8uRichard Henderson1-5/+2
2023-04-23tcg: Split out tcg_out_ext8sRichard Henderson1-6/+3
2023-02-04tcg: Add TCG_TARGET_CALL_{RET,ARG}_I128Richard Henderson1-0/+3
2023-02-04tcg: Introduce tcg_target_call_oarg_regRichard Henderson1-4/+6
2023-02-04tcg: Introduce tcg_out_addi_ptrRichard Henderson1-0/+7
2023-01-20tcg/riscv: Use tcg_pcrel_diff in tcg_out_ldstRichard Henderson1-1/+1
2023-01-17tcg/riscv: Implement direct branch for goto_tbRichard Henderson1-2/+17
2023-01-17tcg/riscv: Introduce OPC_NOPRichard Henderson1-1/+2
2023-01-17tcg: Remove TCG_TARGET_HAS_direct_jumpRichard Henderson2-2/+0
2023-01-17tcg: Always define tb_target_set_jmp_targetRichard Henderson1-0/+6
2023-01-17tcg: Move tb_target_set_jmp_target declaration to tcg.hRichard Henderson1-4/+0
2023-01-17tcg: Change tb_target_set_jmp_target argumentsRichard Henderson1-1/+2
2023-01-17tcg: Split out tcg_out_goto_tbRichard Henderson1-9/+11
2023-01-17tcg: Introduce get_jmp_target_addrRichard Henderson1-1/+1
2023-01-17tcg: Replace asserts on tcg_jmp_insn_offsetRichard Henderson1-1/+1
2023-01-17tcg: Split out tcg_out_exit_tbRichard Henderson1-10/+12
2023-01-06Merge tag 'pull-riscv-to-apply-20230106' of https://github.com/alistair23/qem...Peter Maydell1-22/+46