index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
tcg
/
riscv
Age
Commit message (
Expand
)
Author
Files
Lines
2019-09-03
tcg: TCGMemOp is now accelerator independent MemOp
Tony Nguyen
1
-10
/
+10
2019-07-09
tcg/riscv: Fix RISC-VH host build failure
Alistair Francis
1
-2
/
+2
2019-06-10
cpu: Move the softmmu tlb to CPUNegativeOffsetState
Richard Henderson
1
-24
/
+7
2019-06-10
tcg: Create struct CPUTLB
Richard Henderson
1
-10
/
+2
2019-05-13
tcg: Return bool success from tcg_out_mov
Richard Henderson
1
-2
/
+3
2019-04-24
tcg: Restart TB generation after out-of-line ldst overflow
Richard Henderson
1
-4
/
+12
2019-04-24
tcg: Add INDEX_op_extract2_{i32,i64}
Richard Henderson
1
-0
/
+2
2019-01-28
cputlb: Remove static tlb sizing
Richard Henderson
1
-1
/
+0
2019-01-28
tcg/riscv: enable dynamic TLB sizing
Richard Henderson
2
-71
/
+55
2019-01-28
tcg: introduce dynamic TLB sizing
Emilio G. Cota
1
-0
/
+1
2018-12-26
tcg/riscv: Add the target init code
Alistair Francis
1
-0
/
+31
2018-12-26
tcg/riscv: Add the prologue generation and register the JIT
Alistair Francis
1
-0
/
+111
2018-12-26
tcg/riscv: Add the out op decoder
Alistair Francis
1
-0
/
+496
2018-12-26
tcg/riscv: Add direct load and store instructions
Alistair Francis
1
-0
/
+158
2018-12-26
tcg/riscv: Add slowpath load and store instructions
Alistair Francis
1
-0
/
+256
2018-12-26
tcg/riscv: Add branch and jump instructions
Alistair Francis
1
-0
/
+145
2018-12-26
tcg/riscv: Add the add2 and sub2 instructions
Alistair Francis
1
-0
/
+55
2018-12-26
tcg/riscv: Add the out load and store instructions
Alistair Francis
1
-0
/
+65
2018-12-26
tcg/riscv: Add the extract instructions
Alistair Francis
1
-0
/
+34
2018-12-26
tcg/riscv: Add the mov and movi instruction
Alistair Francis
1
-0
/
+86
2018-12-26
tcg/riscv: Add the relocation functions
Alistair Francis
1
-0
/
+88
2018-12-26
tcg/riscv: Add the instruction emitters
Alistair Francis
1
-0
/
+48
2018-12-26
tcg/riscv: Add the immediate encoders
Alistair Francis
1
-0
/
+90
2018-12-26
tcg/riscv: Add support for the constraints
Alistair Francis
1
-0
/
+168
2018-12-26
tcg/riscv: Add the tcg target registers
Alistair Francis
1
-0
/
+118
2018-12-26
tcg/riscv: Add the tcg-target.h file
Alistair Francis
1
-0
/
+177