aboutsummaryrefslogtreecommitdiff
path: root/tcg/riscv/tcg-target.h
AgeCommit message (Expand)AuthorFilesLines
2023-02-04tcg: Add TCG_TARGET_CALL_{RET,ARG}_I128Richard Henderson1-0/+3
2023-01-17tcg: Remove TCG_TARGET_HAS_direct_jumpRichard Henderson1-1/+0
2023-01-17tcg: Move tb_target_set_jmp_target declaration to tcg.hRichard Henderson1-4/+0
2023-01-17tcg: Change tb_target_set_jmp_target argumentsRichard Henderson1-1/+2
2023-01-05tcg: Replace TCG_TARGET_EXTEND_ARGS with TCG_TARGET_CALL_ARG_I32Richard Henderson1-0/+1
2023-01-05tcg: Replace TCG_TARGET_CALL_ALIGN_ARGS with TCG_TARGET_CALL_ARG_I64Richard Henderson1-1/+5
2022-02-09tcg/riscv: Support raising sigbus for user-onlyRichard Henderson1-2/+0
2021-07-09tcg: Remove TCG_TARGET_HAS_goto_ptrRichard Henderson1-1/+0
2021-06-11tcg: Move MAX_CODE_GEN_BUFFER_SIZE to tcg-target.hRichard Henderson1-0/+1
2021-01-07tcg: Remove TCG_TARGET_SUPPORT_MIRRORRichard Henderson1-1/+0
2021-01-07tcg/riscv: Support split-wx code generationRichard Henderson1-1/+1
2021-01-07tcg: Add --accel tcg,split-wx propertyRichard Henderson1-0/+1
2021-01-07tcg: Adjust tb_target_set_jmp_target for split-wxRichard Henderson1-1/+1
2021-01-07tcg: Introduce INDEX_op_qemu_st8_i32Richard Henderson1-0/+1
2021-01-02util: Extract flush_icache_range to cacheflush.cRichard Henderson1-5/+0
2019-04-24tcg: Add INDEX_op_extract2_{i32,i64}Richard Henderson1-0/+2
2018-12-26tcg/riscv: Add the tcg-target.h fileAlistair Francis1-0/+177