index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
tcg
/
ppc
Age
Commit message (
Expand
)
Author
Files
Lines
2009-04-11
Whack [LS]MW
malc
1
-3
/
+0
2009-04-11
Remove reserved registers from tcg_target_reg_alloc_order
malc
1
-3
/
+0
2009-03-08
Prune unused TCG_AREGs
blueswir1
1
-1
/
+0
2009-02-11
Add missing r24..r26 to calle save registers
malc
1
-0
/
+5
2009-01-26
R13 is reserved for small data area pointer by SVR4 PPC ABI
malc
1
-0
/
+5
2008-12-22
Use the ARRAY_SIZE() macro where appropriate.
malc
1
-1
/
+1
2008-12-10
Introduce and use cache-utils.[ch]
malc
1
-21
/
+0
2008-11-18
Preliminary AIX support
malc
2
-2
/
+52
2008-11-12
Rename misnamed BACK_CHAIN_OFFSET to LR_OFFSET
malc
1
-4
/
+4
2008-10-05
Add some missing static and const qualifiers, reg_names only used if NDEBUG set
blueswir1
1
-0
/
+2
2008-09-22
Avoid clobbering input register in qemu_ld64+bswap+useronly case
malc
1
-13
/
+6
2008-08-30
Fix some warnings that would be generated by gcc -Wredundant-decls
blueswir1
1
-9
/
+2
2008-08-21
Relax qemu_ld/st constraints for !SOFTMMU case
malc
1
-1
/
+14
2008-08-03
Account for MacOS X ABI reserved space in linkage area (Andreas Faerber)
malc
2
-2
/
+2
2008-08-03
Preliminary MacOS X on PPC32 support
malc
2
-10
/
+41
2008-07-29
On ppc32 make tb_set_jmp_target1 behave like it does on a ppc64
malc
1
-0
/
+31
2008-07-28
Do not try handle "special" arguments of and/or/xor/shl/shr, upper level does it
malc
1
-64
/
+38
2008-07-23
Provide extNs_M instructions
malc
2
-0
/
+12
2008-07-03
Fuse EQ and NE handling in tcg_out_brcond2
malc
1
-7
/
+4
2008-07-03
Mask LL portion of B to 24 bits in tcg_out_b (Thanks to Thiemo Seufer)
malc
1
-1
/
+1
2008-06-23
According to gcc-4.3.0/gcc/config/rs6000/crtsavres.asm R13 is volatile
malc
1
-1
/
+0
2008-06-23
Shuffle contents of tcg_target_reg_alloc_order
malc
1
-18
/
+18
2008-06-18
Save LR into proper place on callers stack frame
malc
1
-2
/
+2
2008-06-12
Reimplement brcond2 and refactor brcond
malc
1
-51
/
+52
2008-06-10
Remove stray variable
malc
1
-1
/
+1
2008-06-09
Use rem/div[u]_i32 drop div[u]2_i32
malc
2
-113
/
+26
2008-06-09
Emit trampolines manually in prologue
malc
1
-38
/
+80
2008-06-09
Fix test for signed div fast path
malc
1
-1
/
+7
2008-06-09
Fix div[u]2.
malc
1
-26
/
+65
2008-06-07
PPC TCG Fixes
malc
1
-33
/
+17
2008-05-30
support of long calls for PPC (malc)
bellard
1
-31
/
+63
2008-05-26
Fix signed/unsigned issues of immediate version of brcond (malc)
bellard
1
-11
/
+48
2008-05-25
ppc TCG target (malc)
bellard
2
-0
/
+1493