aboutsummaryrefslogtreecommitdiff
path: root/tcg/arm
AgeCommit message (Expand)AuthorFilesLines
2010-03-28tcg/arm: Replace qemu_ld32u (left over from previous commit)Stefan Weil1-1/+1
2010-03-26tcg: Disambiguate qemu_ld32u with 32-bit and 64-bit outputs.Richard Henderson1-2/+2
2010-03-26tcg: Allow target-specific implementation of NOR.Richard Henderson1-0/+1
2010-03-26tcg: Allow target-specific implementation of NAND.Richard Henderson1-0/+1
2010-03-26tcg: Allow target-specific implementation of EQV.Richard Henderson1-0/+1
2010-03-26tcg: Name the opcode enumeration.Richard Henderson1-1/+1
2010-03-26remove remaining occurrences AREG[1-9] and TCG_AREG[1-9]Paolo Bonzini1-2/+0
2010-03-20tcg/arm: don't save/restore r7 in prologue/epilogueAurelien Jarno1-6/+6
2010-03-20tcg/arm: fix load/store definitions for 32-bit targetsAurelien Jarno1-0/+14
2010-03-14tcg/arm: use helpers for divu/remuAurelien Jarno2-95/+0
2010-03-14tcg: add div/rem 32-bit helpersAurelien Jarno1-0/+1
2010-03-13tcg/arm: implement andc opAurelien Jarno2-1/+5
2010-03-13tcg/arm: correctly save/restore registers in prologue/epilogueAurelien Jarno1-4/+7
2010-03-12Remove TLB from userspacePaul Brook1-0/+2
2010-03-02tcg/arm: merge the two sets of #define for optional opsAurelien Jarno1-14/+5
2010-03-02tcg/arm: accept immediate arguments for brcond/setcondAurelien Jarno1-6/+20
2010-03-02Add a missing breakAndrzej Zaborowski1-0/+1
2010-03-02tcg/arm: implement setcond2Aurelien Jarno1-0/+11
2010-03-02tcg/arm: implement setcondAurelien Jarno1-0/+9
2010-03-02tcg/arm: fix div2/divu2Aurelien Jarno1-6/+24
2010-02-20tcg: Add comments for all optional instructions not implemented.Richard Henderson1-0/+14
2009-09-26ARM back-end: Use sxt[bh] instructions for ext{8, 6}sLaurent Desnogues1-0/+10
2009-09-25Suppress some variants of English in commentsStefan Weil1-2/+2
2009-08-25ARM back-end: Fix encode_immLaurent Desnogues1-0/+2
2009-08-22ARM back-end: Handle all possible immediates for ALU opsLaurent Desnogues1-5/+32
2009-08-22ARM back-end: Add TCG notLaurent Desnogues2-0/+6
2009-07-27rename WORDS_BIGENDIAN to HOST_WORDS_BIGENDIANJuan Quintela1-1/+1
2009-07-18this patch improves the ARM back-end in the following way:Laurent Desnogues2-7/+37
2009-07-17Userspace guest address offsettingPaul Brook2-2/+34
2009-07-17ARM host fixesPaul Brook2-4/+4
2009-03-13tcg: rename bswap_i32/i64 functionsaurel321-1/+1
2009-03-10tcg-arm: fix qemu_ld64aurel321-2/+7
2009-03-08Prune unused TCG_AREGsblueswir11-1/+0
2008-12-07Fix 64-bit targets compilation on ARM host.balrog1-6/+6
2008-12-01arm: Don't potentially overwrite input registers in add2, sub2.balrog1-4/+13
2008-12-01Don't rely on ARM tcg_out_goto() generating just a single insn.balrog1-8/+13
2008-12-01Use libgcc __clear_cache to clean icache, when available.balrog1-0/+5
2008-10-05Add some missing static and const qualifiers, reg_names only used if NDEBUG setblueswir11-5/+8
2008-08-30Fix some warnings that would be generated by gcc -Wredundant-declsblueswir11-9/+2
2008-05-25Fix off-by-one unwinding error.pbrook1-1/+0
2008-05-24Relax a constraint for qemu_ld64 on ARM host.balrog1-4/+13
2008-05-24Fix a deadly typo, correct comments.balrog1-4/+6
2008-05-24Fix ARM host TLB.pbrook1-61/+44
2008-05-23Comment non-obvious calculation. Don't clobber r3 in qemu_st64.balrog1-6/+33
2008-05-23A branch insn must not overwrite the branch target before relocation.balrog1-3/+14
2008-05-23Fix qemu_ld/st for mem_index > 0 on arm host.balrog1-6/+15
2008-05-23Define TCG_TARGET_CALL_STACK_OFFSET on arm.balrog1-2/+3
2008-05-20Fix 8-bit signed load/store and a typo.balrog1-4/+4
2008-05-20Implement neg_i32, clean-up.balrog2-5/+10
2008-05-19ARM host support for TCG targets.balrog2-0/+1621
generated by cgit v1.1 at 2024-12-28 07:29:15 +0000