index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
tcg
/
arm
Age
Commit message (
Expand
)
Author
Files
Lines
2011-11-14
tcg: Use TCGReg for standard tcg-target entry points.
Richard Henderson
1
-6
/
+7
2011-11-14
tcg: Standardize on TCGReg as the enum for hard registers
Richard Henderson
1
-2
/
+2
2011-10-01
tcg/arm: Remove unused tcg_out_addi()
Peter Maydell
1
-15
/
+0
2011-10-01
tcg: Don't declare TCG_TARGET_REG_BITS in tcg-target.h
Stefan Weil
1
-1
/
+0
2011-08-21
tcg: Always define all of the TCGOpcode enum members.
Richard Henderson
1
-14
/
+16
2011-06-26
Delegate setup of TCG temporaries to targets
Blue Swirl
1
-0
/
+2
2011-06-26
cpu-exec.c: avoid AREG0 use
Blue Swirl
1
-7
/
+10
2011-03-24
tcg/arm: Support host code being compiled for Thumb
Peter Maydell
1
-9
/
+26
2011-01-12
tcg arm/mips/ia64: add a comment about retranslation and caches
Aurelien Jarno
1
-0
/
+3
2011-01-10
tcg/arm: improve constant loading
Aurelien Jarno
1
-18
/
+21
2011-01-08
tcg/arm: fix qemu_st64 for big endian targets
Aurelien Jarno
1
-1
/
+1
2011-01-08
tcg/arm: fix branch target change during code retranslation
Aurelien Jarno
1
-8
/
+20
2010-06-09
tcg: Make some tcg-target.c routines static.
Richard Henderson
1
-2
/
+2
2010-06-09
tcg: Add TYPE parameter to tcg_out_mov.
Richard Henderson
1
-1
/
+1
2010-04-25
tcg/arm: fix condition in zero/sign extension functions
Aurelien Jarno
1
-6
/
+6
2010-04-19
tcg/arm: don't try to load constants using pc
Aurelien Jarno
1
-7
/
+0
2010-04-19
tcg/arm: optimize register allocation order
Aurelien Jarno
1
-5
/
+5
2010-04-19
tcg/arm: fix argument alignment in qemu_st64
Aurelien Jarno
1
-9
/
+10
2010-04-19
tcg/arm: remove useless register tests in qemu_ld/st
Aurelien Jarno
1
-20
/
+10
2010-04-19
tcg/arm: bswap arguments in qemu_ld/st if needed
Aurelien Jarno
1
-69
/
+159
2010-04-19
tcg/arm: use ext* ops in qemu_ld
Aurelien Jarno
1
-18
/
+12
2010-04-19
tcg/arm: remove conditional argument for qemu_ld/st
Aurelien Jarno
1
-51
/
+49
2010-04-19
tcg/arm: add bswap ops
Aurelien Jarno
2
-2
/
+44
2010-04-19
tcg/arm: add ext16u op
Aurelien Jarno
2
-20
/
+50
2010-04-19
tcg/arm: add rotation ops
Aurelien Jarno
2
-1
/
+20
2010-04-19
tcg/arm: use the blx instruction when possible
Aurelien Jarno
1
-4
/
+12
2010-04-19
tcg/arm: sxtb and sxth are available starting with ARMv6
Aurelien Jarno
1
-2
/
+2
2010-04-19
tcg/arm: add variables to define the allowed instructions set
Aurelien Jarno
1
-39
/
+84
2010-04-19
tcg/arm: align 64-bit arguments in function calls
Aurelien Jarno
1
-0
/
+1
2010-04-19
tcg/arm: replace integer values by registers enum
Aurelien Jarno
1
-109
/
+124
2010-04-19
tcg/arm: remove store signed functions
Aurelien Jarno
1
-62
/
+10
2010-04-19
tcg/arm: explicitely list clobbered/reserved regs
Aurelien Jarno
2
-5
/
+11
2010-04-19
tcg/arm: remove SAVE_LR code
Aurelien Jarno
1
-43
/
+0
2010-03-28
tcg/arm: Replace qemu_ld32u (left over from previous commit)
Stefan Weil
1
-1
/
+1
2010-03-26
tcg: Disambiguate qemu_ld32u with 32-bit and 64-bit outputs.
Richard Henderson
1
-2
/
+2
2010-03-26
tcg: Allow target-specific implementation of NOR.
Richard Henderson
1
-0
/
+1
2010-03-26
tcg: Allow target-specific implementation of NAND.
Richard Henderson
1
-0
/
+1
2010-03-26
tcg: Allow target-specific implementation of EQV.
Richard Henderson
1
-0
/
+1
2010-03-26
tcg: Name the opcode enumeration.
Richard Henderson
1
-1
/
+1
2010-03-26
remove remaining occurrences AREG[1-9] and TCG_AREG[1-9]
Paolo Bonzini
1
-2
/
+0
2010-03-20
tcg/arm: don't save/restore r7 in prologue/epilogue
Aurelien Jarno
1
-6
/
+6
2010-03-20
tcg/arm: fix load/store definitions for 32-bit targets
Aurelien Jarno
1
-0
/
+14
2010-03-14
tcg/arm: use helpers for divu/remu
Aurelien Jarno
2
-95
/
+0
2010-03-14
tcg: add div/rem 32-bit helpers
Aurelien Jarno
1
-0
/
+1
2010-03-13
tcg/arm: implement andc op
Aurelien Jarno
2
-1
/
+5
2010-03-13
tcg/arm: correctly save/restore registers in prologue/epilogue
Aurelien Jarno
1
-4
/
+7
2010-03-12
Remove TLB from userspace
Paul Brook
1
-0
/
+2
2010-03-02
tcg/arm: merge the two sets of #define for optional ops
Aurelien Jarno
1
-14
/
+5
2010-03-02
tcg/arm: accept immediate arguments for brcond/setcond
Aurelien Jarno
1
-6
/
+20
2010-03-02
Add a missing break
Andrzej Zaborowski
1
-0
/
+1
[next]