index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
tcg
/
arm
/
tcg-target.h
Age
Commit message (
Expand
)
Author
Files
Lines
2013-02-23
tcg-arm: Implement muls2_i32
Richard Henderson
1
-1
/
+1
2013-02-23
tcg: Add signed multiword multiplication operations
Richard Henderson
1
-0
/
+1
2012-12-19
janitor: add guards to headers
Paolo Bonzini
1
-0
/
+3
2012-10-19
Merge branch 'linux-user-for-upstream' of git://git.linaro.org/people/rikuvoi...
Aurelien Jarno
1
-2
/
+0
2012-10-17
tcg/arm: Implement movcond_i32
Peter Maydell
1
-1
/
+1
2012-10-12
tcg: Remove TCG_TARGET_HAS_GUEST_BASE define
Peter Maydell
1
-2
/
+0
2012-09-21
tcg: Introduce movcond
Richard Henderson
1
-0
/
+1
2012-09-15
Remove unused CONFIG_TCG_PASS_AREG0 and dead code
Blue Swirl
1
-1
/
+0
2012-03-03
w64: Change data type of parameters for flush_icache_range
Stefan Weil
1
-1
/
+2
2012-01-10
tcg/arm: Use r6 as TCG_AREG0 to avoid clash with Thumb framepointer
Peter Maydell
1
-1
/
+1
2011-11-14
tcg: Standardize on TCGReg as the enum for hard registers
Richard Henderson
1
-2
/
+2
2011-10-01
tcg: Don't declare TCG_TARGET_REG_BITS in tcg-target.h
Stefan Weil
1
-1
/
+0
2011-08-21
tcg: Always define all of the TCGOpcode enum members.
Richard Henderson
1
-14
/
+16
2010-04-19
tcg/arm: add bswap ops
Aurelien Jarno
1
-2
/
+2
2010-04-19
tcg/arm: add ext16u op
Aurelien Jarno
1
-2
/
+2
2010-04-19
tcg/arm: add rotation ops
Aurelien Jarno
1
-1
/
+1
2010-04-19
tcg/arm: align 64-bit arguments in function calls
Aurelien Jarno
1
-0
/
+1
2010-04-19
tcg/arm: explicitely list clobbered/reserved regs
Aurelien Jarno
1
-1
/
+2
2010-03-26
tcg: Allow target-specific implementation of NOR.
Richard Henderson
1
-0
/
+1
2010-03-26
tcg: Allow target-specific implementation of NAND.
Richard Henderson
1
-0
/
+1
2010-03-26
tcg: Allow target-specific implementation of EQV.
Richard Henderson
1
-0
/
+1
2010-03-26
remove remaining occurrences AREG[1-9] and TCG_AREG[1-9]
Paolo Bonzini
1
-2
/
+0
2010-03-14
tcg/arm: use helpers for divu/remu
Aurelien Jarno
1
-1
/
+0
2010-03-14
tcg: add div/rem 32-bit helpers
Aurelien Jarno
1
-0
/
+1
2010-03-13
tcg/arm: implement andc op
Aurelien Jarno
1
-1
/
+1
2010-03-02
tcg/arm: merge the two sets of #define for optional ops
Aurelien Jarno
1
-14
/
+5
2010-02-20
tcg: Add comments for all optional instructions not implemented.
Richard Henderson
1
-0
/
+14
2009-08-22
ARM back-end: Add TCG not
Laurent Desnogues
1
-0
/
+1
2009-07-18
this patch improves the ARM back-end in the following way:
Laurent Desnogues
1
-0
/
+2
2009-07-17
Userspace guest address offsetting
Paul Brook
1
-0
/
+2
2009-07-17
ARM host fixes
Paul Brook
1
-3
/
+3
2009-03-13
tcg: rename bswap_i32/i64 functions
aurel32
1
-1
/
+1
2009-03-08
Prune unused TCG_AREGs
blueswir1
1
-1
/
+0
2008-12-01
Use libgcc __clear_cache to clean icache, when available.
balrog
1
-0
/
+5
2008-05-23
Define TCG_TARGET_CALL_STACK_OFFSET on arm.
balrog
1
-2
/
+3
2008-05-20
Implement neg_i32, clean-up.
balrog
1
-0
/
+2
2008-05-19
ARM host support for TCG targets.
balrog
1
-0
/
+73